

ST7SCR1E4, ST7SCR1R4

8-bit low-power, full-speed USB MCU with 16-Kbyte Flash, 768-byte RAM, smartcard interface and timer

Datasheet - production data

Features

Memories

- Up to 16 Kbytes of ROM or High Density Flash (HDFlash) program memory with read/write protection, HDFlash In-Circuit and In-Application Programming. 100 write/erase cycles guaranteed, data retention: 40 years at 55°C
- Up to 768 bytes of RAM including up to 128 bytes stack and 256 bytes USB buffer

Clock, reset and supply management

- Low voltage reset
- 2 power saving modes: Halt and Wait modes
- PLL for generating 48 MHz USB clock using a 4 MHz crystal

Interrupt management


Nested Interrupt controller

USB (Universal Serial Bus) interface

- 256-byte buffer for full speed bulk, control and interrupt transfer types compliant with USB specification (version 2.0)
- On-Chip 3.3V USB voltage regulator and transceivers with software power-down
- 7 USB endpoints:
 - One 8-byte Bidirectional Control Endpoint
 - One 64-byte In Endpoint,
 - One 64-byte Out Endpoint
 - Four 8-byte In Endpoints

35 or 4 I/O ports

- Up to 4 LED outputs with software programmable constant current (3 or 7 mA).
- 2 General purpose I/Os programmable as interrupts
- Up to 8 line inputs programmable as interrupts
- Up to 20 outputs
- 1 line assigned by default as static input after reset



ISO7816-3 UART interface

- 4 MHz clock generation
- Synchronous/Asynchronous protocols (T=0, T=1)
- Automatic retry on parity error
- Programmable baud rate from 372 clock pulses up to 11.625 clock pulses (D=32/F=372)
- Card Insertion/Removal Detection

Smartcard power supply

- Selectable card V_{CC} 1.8V, 3V, and 5V
- Internal step-up converter for 5V supplied Smartcards (with a current of up to 55mA) using only two external components.
- Programmable Smartcard Internal Voltage Regulator (1.8V to 3.0V) with current overload protection and 4 KV ESD protection (Human Body Model) for all Smartcard Interface I/Os

One 8-bit timer

Time Base Unit (TBU) for generating periodic interrupts.

Development tools

■ Full hardware/software development package

ECOPACK® packages

Table 1. Device summary

Reference	Part number
ST7SCR1R4	ST7FSCR1T1, ST7SCR1T1
ST7SCR1E4	ST7FSCR1M1, ST7SCR1M1, ST7SCR1U1

Contents

1	Description											
2	Pin de	escriptio	on	10								
3	Register and memory map1											
4	Flash	prograi	m memory	19								
	4.1	Introduc	tion	19								
	4.2	Main fea	atures	19								
	4.3	Structure	e	19								
	4.4	ICP (In-	circuit programming)	20								
	4.5	IAP (In-a	application programming)	20								
	4.6	Program	n memory read-out protection	21								
	4.7	Related	documentation	21								
	4.8	Register	r description	22								
5	Centr	al proce	essing unit	23								
	5.1	Introduc	tion	23								
	5.2	Main fea	atures	23								
	5.3	CPU reg	gisters	23								
6	Suppl	ly, reset	and clock management	27								
	6.1	Clock sy	stem	27								
		6.1.1	General description	. 27								
		6.1.2	External clock	. 28								
	6.2	Reset se	equence manager (RSM)	28								
		6.2.1	Introduction									
		6.2.2	Functional description	. 28								
7	Interr	upts		30								
	7.1	Introduc	tion	30								
	7.2	Masking	g and processing flow	30								
	7.3	Interrupt	ts and low power modes	33								

CT.	70		1E4.	CT.	700	104	D 4
3 I	0	υn	164.	. O I	ıσι	ו חי	D4

	7.4	Concur	rent and nested management	33										
	7.5	Interrup	t register description	34										
8	Powe	r savin	g modes	37										
	8.1	Introduc	etion	37										
	8.2	Wait mo	ode	37										
	8.3	Halt mo	de	38										
9	I/O ports													
	9.1	Introduc	etion	40										
	9.2	Functio	nal description	40										
	9.3	I/O port	implementation	41										
		9.3.1	Port A	41										
		9.3.2	Ports B and D	42										
		9.3.3	Port C	43										
	9.4	Registe	r description	43										
	N/I:	.llanaa.	- variatora	17										
10	WIISCE	enaneou	ıs registers	71										
10			is registers											
	LEDs		_	50										
11	LEDs	nip peri		50 51										
11	LEDs On-ch	nip peri	pherals	50 51 51										
11	LEDs On-ch	n ip peri Watchd	pherals	50 51 51										
11	LEDs On-ch	nip peri Watchd	pherals og timer (WDG) Introduction	50 51 51 51										
11	LEDs On-ch	nip peri Watchd 12.1.1 12.1.2	pherals og timer (WDG) Introduction Main features	50 51 51 51 51										
11	LEDs On-ch	Matchd 12.1.1 12.1.2 12.1.3 12.1.4	pherals og timer (WDG) Introduction Main features Functional description	50 51 51 51 51 51 51 52										
11	LEDs On-ch	Matchd 12.1.1 12.1.2 12.1.3 12.1.4	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option	50 51 51 51 51 51 52 52										
11	LEDs On-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts	50 51 51 51 51 52 52 52 52 53										
11	LEDs On-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes	50 51 51 51 51 52 52 52 52 53										
11	LEDs On-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description ase unit (TBU)	50 51 51 51 51 52 52 53 53 53										
11	Con-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8 Time ba	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description ase unit (TBU) Introduction	50 51 51 51 51 52 52 52 53 53 53										
11	Con-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8 Time ba	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description ase unit (TBU) Introduction Main features	50 51 51 51 51 52 52 53 53 53 53 54										
11	Con-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8 Time ba	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description ase unit (TBU) Introduction	50 51 51 51 51 52 52 53 53 53 53 54 54										

		12.2.5	Low power modes	55
		12.2.6	Interrupts	55
		12.2.7	Register description	55
	12.3	USB in	terface (USB)	. 56
		12.3.1	Introduction	56
		12.3.2	Main features	56
		12.3.3	Functional description	57
		12.3.4	Register description	58
	12.4	Smarto	card interface (CRD)	. 69
		12.4.1	Introduction	69
		12.4.2	Main features	70
		12.4.3	Functional description	70
		12.4.4	Register description	77
13	Instri	uction s	set	. 88
	13.1	CPU a	ddressing modes	. 88
		13.1.1	Inherent	
		13.1.2	Immediate	90
		13.1.3	Direct	90
		13.1.4	Indexed (No Offset, Short, Long)	90
		13.1.5	Indirect (Short, Long)	90
		13.1.6	Indirect indexed (Short, Long)	91
		13.1.7	Relative mode (Direct, Indirect)	92
	13.2	Instruc	tion groups	. 92
14	Flect	rical ch	naracteristics	96
17	14.1		te maximum ratings	
	14.2		mended operating conditions	
	14.3		and reset characteristics	
	14.4		and timing characteristics	100
		14.4.1	General timings	. 100
		14.4.2	External clock source	
		14.4.3	Crystal resonator oscillators	. 101
	14.5	Memor	ry characteristics	102
		14.5.1	RAM and hardware registers	. 102
		14.5.2	FLASH memory	. 102

17	Revis	on history								
		6.4.3 Smart card UART automatic repetitio	n and retry							
		6.4.2 Flash devices only								
		6.4.1 Unexpected reset fetch								
	16.4	mportant notes								
	16.3	ST7 Application notes								
	16.2	Development tools								
	16.1	Device ordering information and transfer of	customer code 112							
		6.0.1 Option bytes								
16	Devi	configuration and ordering informa	tion							
	15.2	Recommended reflow oven profile	110							
	15.1	Package mechanical data								
15	Pack	ge characteristics								
	14.0	4.8.1 USB - Universal bus interface								
	14.8	Communication interface characteristics .	• •							
		14.7.3 Absolute maximum ratings (electrical								
		14.7.1 Functional EMS (Electro magnetic sulf4.7.2 Electro magnetic interference (EMI)	. ,,							
	14.7	EMC characteristics								

	14.6	Smartcard supply supervisor electrical cha	racteristics 103							

List of tables

Table 1.	Device summary	
Table 2.	Detailed device summary	
Table 3.	Pin description	
Table 4.	Hardware register memory map	
Table 5.	Sectors available in FLASH devices	
Table 6.	Recommended values for 4 MHz crystal resonator	
Table 7.	Interrupt software priority levels	
Table 8.	Current interrupt software priority	. 34
Table 9.	Interrupt vectors and corresponding bits	
Table 10.	Dedicated interrupt instruction set	
Table 11.	Interrupt mapping	. 36
Table 12.	I/O pin functions	
Table 13.	Port A description	. 41
Table 14.	Port B and D description	
Table 15.	Port C description	. 43
Table 16.	I/O ports register map	
Table 17.	Register map and reset values	
Table 18.	Watchdog timing (fCPU = 8 MHz)	. 51
Table 19.	Transmission status encoding	
Table 20.	Reception status encoding	. 64
Table 21.	Transmission status encoding	. 66
Table 22.	Reception status encoding	. 67
Table 23.	USB register map and reset values	
Table 24.	Register map and reset values	
Table 25.	CPU addressing mode overview	
Table 26.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes	
Table 27.	Instruction set overview	
Table 28.	Thermal characteristics	
Table 29.	Current injection on i/o port and control pins	
Table 30.	I/O port pins	
Table 31.	LED pins	. 99
Table 32.	Low voltage detector and supervisor (LVDS)	. 99
Table 33.	Typical crystal resonator	101
Table 34.	Dual voltage flash memory	
Table 35.	Smartcard supply supervisor	103
Table 36.	Absolute maximum ratings	106
Table 37.	Electrical sensitivities	107
Table 38.	USB DC electrical characteristics	107
Table 39.	USB: Full speed electrical characteristics	108
Table 40.	Ordering information	113
Table 41.	Development tools	
Table 42.	ST7 Application notes	115
Table 43.	Device identification	
Table 44.	Document revision history	120



List of figures

Figure 1.	ST7SCR block diagram	9
Figure 2.	64-pin LQFP package pinout	10
Figure 3.	24-Pin SO package pinout	10
Figure 4.	24-lead QFN package pinout	11
Figure 5.	Smartcard interface reference application - 24-pin SO package	14
Figure 6.	Smartcard interface reference application - 64-Pin LQFP package	
Figure 7.	Memory map	
Figure 8.	Memory map and sector address	
Figure 9.	Typical ICP interface	
Figure 10.	CPU registers	
Figure 11.	Stack manipulation example	
Figure 12.	Clock, reset and supply block diagram	
Figure 13.	External clock source connections	
Figure 14.	Crystal resonator	
Figure 15.	LVD RESET sequence	
Figure 16.	Watchdog RESET sequence	
Figure 17.	Interrupt processing flowchart	
Figure 18.	Priority decision process	
Figure 19.	Concurrent interrupt management	
Figure 20.	Nested interrupt management	
Figure 21.	WAIT mode flow chart	
Figure 22.	HALT mode flow chart	
Figure 23.	PA0, PA1, PA2, PA3, PA4, PA5 configuration	
Figure 24.	PA6 configuration	
Figure 25.	Port B and D configuration	
Figure 26.	Port C configuration	
Figure 27.	Watchdog block diagram	
Figure 28.	TBU block diagram	
Figure 29.	USB block diagram	
Figure 30.	Endpoint buffer size	
Figure 31.	Smartcard interface block diagram	
Figure 32.	Compensation mode	
Figure 33.	Waiting time counter example	
Figure 34.	Card detection block diagram	
Figure 35.	Card deactivation sequence	
Figure 36.	Card voltage selection and power OFF block diagram	
Figure 37.	Power off timing diagram	
Figure 38.	Card clock selection block diagram	
Figure 39.	Smartcard I/O pin structure	
Figure 40.	Typical application with an external clock source	
Figure 41.	Typical application with a crystal resonator	
Figure 42.	Two typical applications with VPP pin1)	
Figure 42.	USB: Data signal rise and fall time	
•	64-pin low profile quad flat package (14x14)	
Figure 44. Figure 45.	24-pin plastic small outline package, 300-mil width	
•	Sales type coding rules	
Figure 46. Figure 47.	ST7SCR microcontroller option list	
Figure 47.	Revision marking on box label and device marking	
1 IUIII H 40	DEVISION MAINING ON DOX MOELAND DEVICE MAINING	119



1 Description

The ST7SCR and ST7FSCR devices are members of the ST7 microcontroller family designed for USB applications. All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

The ST7SCR ROM devices are factory-programmed and are not reprogrammable.

The ST7FSCR versions feature dual-voltage Flash memory with Flash Programming capability.

They operate at a 4 MHz external oscillator frequency.

Under software control, all devices can be placed in WAIT or HALT mode, reducing power consumption when the application is in idle or stand-by state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

The devices include an ST7 core, up to 16 Kbytes of program memory, up to 512 bytes of user RAM, up to 35 I/O lines and the following on-chip peripherals:

- USB full speed interface with 7 endpoints, programmable in/out configuration and embedded 3.3V voltage regulator and transceivers (no external components are needed).
- ISO7816-3 UART interface with programmable baud rate from 372 clock pulses up to 11.625 clock pulses
- Smartcard Supply Block able to provide programmable supply voltage and I/O voltage levels to the smartcards
- Low voltage reset ensuring proper power-on or power-off of the device (selectable by option)
- Watchdog timer
- 8-bit timer (TBU)

Table 2. Detailed device summary

Features	ST7S0	CR1R4	ST7SCR1E4								
reatures	ST7FSCR1T1	ST7SCR1T1	ST7FSCR1M1	ST7SCR1M1	ST7SCR1U1						
Program memory	16 Kbytes FLASH	16 Kbytes ROM	16 Kbytes FLASH	16 Kbytes ROM	16 Kbytes ROM						
User RAM (stack) bytes	768 (128)										
Peripherals	USB	full-speed (7 Ep),	ΓBU, Watchdog tin	ner, ISO7816-3 inte	erface						
Operating supply			4.0 to 5.5V								
CPU frequency			4 or 8 MHz								
Operating temperature	0°C to +70°C										
Package	LQF	P64	SC)24	QFN24						

8/121 Doc ID 8951 Rev 6

OSCIN · 4MHz PA[5:0] OSCILLATOR PORT A OSCOUT PORT B PB[7:0] PLL 8 MHz or 4 MHz 48 MHz DIVIDER PC[7:0] PORT C USB PD[7:0] DATA PORT D ADDRESS AND DATA BUS **BUFFER** (256 bytes) LED[3:0] LED USBDP ISO7816 UART USBDM < USB USBVCC SUPPLY WATCHDOG MANAGER 8-BIT TIMER DIODE **SELF** PA6 ← CONTROL DC/DC CRDVCC CONVERTER 8-BIT CORE V_{PP} CRDDET ALU CRDIO LVD CRDC4 RAM CRDC8 (512 Bytes) 3V/1.8V Vreg CRDRST PROGRAM **MEMORY** CRDCLK (16K Bytes)

Figure 1. ST7SCR block diagram

2 Pin description

Figure 2. 64-pin LQFP package pinout





Figure 3. 24-Pin SO package pinout



10/121 Doc ID 8951 Rev 6




Figure 4. 24-lead QFN package pinout

Legend / Abbreviations:

Type: I = input, O = output, S = supply

In/Output level: $C_T = CMOS \ 0.3V_{DD}/0.7V_{DD}$ with input trigger

Output level: HS = 10mA high sink (on N-buffer only)

Port and control configuration:

- Input:float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull

Refer to "I/O ports" on page 40 for more details on the software configuration of the I/O ports.

Table 3. Pin description

F	Pin n	0			Le	vel	lied	Po	ort /	Cont	rol		
64	24	4	Pin name	Туре	¥	rt	ddns	Inp	out	Out	put	Main function	Alternate function
LQFP64	QFN24	S024		Ĺ	Input	Output	VCARD	wpu	int	αo	ЬР	(after reset)	
1	2	5	CRDRST	0		C_T	Χ				Х	Smartcard Re	set
2			NC									Not Connected	
3	3	6	CRDCLK	0		C _T	Χ				Х	Smartcard Clo	ock

Table 3. Pin description (continued)

F	Pin n	0			Le	vel	lied	Po	ort /	Control				
64	24	4	Pin name	Type	Ŧ	Ħ	supplied	Inp	out	Ou	tput	Main function	Alternate function	
LQFP64	QFN24	S024		F	Input	Output	V _{CARD} 9	ndw	int	ОО	ЬР	(after reset)		
4			NC									Not Connecte	d	
5	4	7	C4	0		Ст	Χ				Х	Smartcard C4		
6	5	8	CRDIO	I/O	C_{T}		Χ	Χ		Х		Smartcard I/O		
7	6	9	C8	0		C _T	Χ				Х	Smartcard C8		
8		3	GND	S								Ground		
9			PB0	0		C _T				Х	Х	Port B0 (1)		
10			PB1	0		C_{T}				Х	Х	Port B1 (1)		
11			PB2	0		C _T				Х	Х	Port B2 (1)		
12			PB3	0		C _T				Х	Х	Port B3 (1)		
13			PB4	0		C _T				Х	Х	Port B4 (1)		
14			PB5	0		Ст				Х	Х	Port B5 (1)		
15			PB6	0		СТ				Х	Х	Port B6 ⁽¹⁾		
16			PB7	0		СТ				Х	Х	Port B7 ⁽¹⁾		
17	7	10	CRDDET	I	Ст			Χ				Smartcard Detection		
18			VDD	S								Power Supply	voltage 4V-5.5V	
19	8	11	PA0/WAKUP2/ ICCDATA	I/O	СТ	•		Х	Х	Х	Х	Port A0	Interrupt, In-Circuit Communication Data Input	
20	9	12	PA1/WAKUP2/ ICCCLK	I/O	СТ			Х	Х	Х	Х	Port A1	Interrupt, In-Circuit Communication Clock Input	
21			PA2/WAKUP2	I/O	СТ			Χ	Х	Х	Х	Port A2 (1)	Interrupt	
22			PA3/WAKUP2	I/O	C_{T}			Χ	Χ	Х	Х	Port A3 (1)	Interrupt	
23			PD0	0		C _T				Х	Х	Port D0 (1)		
24			PD1	0		C _T				Х	Х	Port D1 (1)		
25			PD2	0		C _T				Х	Х	Port D2 (1)		
26			PD3	0		СТ				Х	Х	Port D3 (1)		
27			PD4	0		C_{T}				Х	Χ	Port D4 (1)		
28			PD5	0		Ст				Х	Х	Port D5 (1)		
29			PD6	0		СТ				Х	Х	Port D6 (1)		
30			PD7	0		Ст				Х	Х	Port D7 (1)		
31	11	14	OSCIN		Ст								Oscillator pins. These pins	
32	12	15	OSCOUT			СТ						connect a 4MHz parallel-resonant crystal, o an external source to the on-chip oscillator.		
33			VDD	S								Power Supply	voltage 4V-5.5V	

Table 3. Pin description (continued)

F	Pin n	0	-		Le	vel	lied	Po	ort /	Con	trol			
42	4	_	Pin name	Туре	_	Ħ	supplied	Inp	out	Out	tput	Main function	Alternate function	
LQFP64	QFN24	S024		Ţ	Input	Output	V _{CARD}	ndw	int	ОО	Ъ	(after reset)	Alternate failorion	
34			GND	S								Ground		
35			PC0/WAKUP1	I	Ст			Χ	Χ			PC0 ⁽¹⁾	External interrupt	
36			PC1/WAKUP1	I	СТ			Χ	Χ			PC1 ⁽¹⁾	External interrupt	
37			PC2/WAKUP1	I	C_{T}			Χ	Χ			PC2 ⁽¹⁾	External interrupt	
38			PC3/WAKUP1	I	СТ			Χ	Χ			PC3 ⁽¹⁾	External interrupt	
39			PC4/WAKUP1	I	СТ			Χ	Χ			PC4 ⁽¹⁾	External interrupt	
40			PC5/WAKUP1	I	СТ			Χ	Χ			PC5 ⁽¹⁾	External interrupt	
41			PC6/WAKUP1	I	СТ			Χ	Χ			PC6 ⁽¹⁾	External interrupt	
42			PC7/WAKUP1	I	C_{T}			Χ	Χ			PC7 ⁽¹⁾	External interrupt	
43		16	V _{PP}	s									nming voltage. Must be held operating mode.	
	13		GND	S								Must be held low in normal operating mode		
44	14	17	PA6	I	Ст							PA6		
45	15	18	LED0	0		HS				Х		Constant Current Output		
46	16	19	DM	I/O	C_{T}							USB Data Minus line		
47	17	20	DP	I/O	Ст							USB Data Plu	s line	
48			NC									Not Connecte	d	
49	18	21	USBVCC	0		C _T						3.3 V Output f	or USB	
50	19	22	V_{DDA}	S								power Supply	voltage 4V-5.5V	
51	20	23	V_{DD}	S								power Supply	voltage 4V-5.5V	
52			LED1	0		HS				Х		Constant Curr	ent Output	
53			LED2	0		HS				Х		Constant Curr	ent Output	
54			LED3	0		HS				Х		Constant Curr	ent Output	
55			NC									Not Connecte	d	
56			NC									Not Connecte	d	
57			PA4	I/O	C_{T}	•		Χ	Х	Х	Х	Port A4		
58			PA5	I/O	СТ			Х	Х	Х	Х	Port A5		
59	21	24	SELF2	0		C _T							ductance must be connected	
60	21	24	SELF1	0		СТ							or the step up converter (refer choose the right capacitance)	
61	22	1	DIODE	S		C _T						pin for the step	ode must be connected to this oup converter (refer to <i>Figure</i> re right component)	


Table 3. Pin description (continued)

F	Pin n	0			Le	vel	lied	Po	ort /	Cont	rol															
64	24	4	Pin name	Type	=	ut	ddns		Input Output		Input Output		Input Output		Input Output		Input Output		nput Output		nput Output		put Output		Main function	Alternate function
LQFP64	QFN24	S024		Ĺ	Indul	Output	VCARD	wpu	int		(after reset)															
62	23	2	GNDA	S								Ground														
63	24	3	GND	S																						
64	1	4	CRDVCC	0		C _T	Χ					Smartcard Supply pin														

^{1.} Keyboard interface

Note: It is mandatory to connect all available VDD and VDDA pins to the supply voltage and all VSS and VSSA pins to ground.


Figure 5. Smartcard interface reference application - 24-pin SO package



Note: C1 and C2 must be located close to the chip.

Refer to Section 6: Supply, reset and clock management & Section 14.4.3 Crystal resonator oscillators.

Figure 6. Smartcard interface reference application - 64-Pin LQFP package



Note: C1, C2, C7 and C8 must be located close to the chip.

Refer to Section 6: Supply, reset and clock management and Section 14.4.3 Crystal resonator oscillators.

3 Register and memory map

As shown in *Figure 7*, the MCU is capable of addressing 64K bytes of memories and I/O registers.

The available memory locations consist of 40 bytes of register locations, up to 512 bytes of RAM and up to 16K bytes of user program memory. The RAM space includes up to 128 bytes for the stack from 0100h to 017Fh.

The highest address bytes contain the user reset and interrupt vectors.

IMPORTANT: Memory locations noted "Reserved" must never be accessed. Accessing a reserved area can have unpredictable effects on the device.

0000h HW Registers 0040h (see Table 4) **Short Addressing** 003Fh RAM (192 Bytes) 0040h 00FFh 0100h RAM Stack (128 Bytes) 017Fh (512 Bytes) 0180h 023F 16-bit Addressing RAM 0240h (192 Bytes) USB RAM 256 Bytes 033Fh Unused C000h Program Memory (16K Bytes) FFDF Interrupt & Reset Vectors (see Table 11)

Figure 7. Memory map

Table 4. Hardware register memory map

Address	Block	Register label	Register name	Reset status	Remarks
0000h		CRDCR	Smartcard Interface Control Register	00h	R/W
0001h		CRDSR	Smartcard Interface Status Register	80h	R/W
0002h		CRDCCR	Smartcard Contact Control Register	xxh	R/W
0003h		CRDETU1	Smartcard Elementary Time Unit 1	01h	R/W
0004h		CRDETU0	Smartcard Elementary Time Unit 0	74h	R/W
0005h		CRDGT1	Smartcard Guard time 1	00h	R/W
0006h	CRD	CRDGT0	Smartcard Guard time 0	0Ch	R/W
0007h	CND	CRDWT2	Smartcard Character Waiting Time 2	00h	R/W
0008h		CRDWT1	Smartcard Character Waiting Time 1	25h	R/W
0009h		CRDWT0	Smartcard Character Waiting Time 0	80h	R/W
000Ah		CRDIER	Smartcard Interrupt Enable Register	00h	R/W
000Bh		CRDIPR	Smartcard Interrupt Pending Register	00h	R
000Ch		CRDTXB	Smartcard Transmit Buffer Register	00h	R/W
000Dh		CRDRXB	Smartcard Receive Buffer Register	00h	R
000Eh	Watchdog	WDGCR	Watchdog Control Register	00h	R/W
0011h		PADR	Port A Data Register	00h	R/W
0012h	Port A	PADDR	Port A Data Direction Register	00h	R/W
0013h	POR A	PAOR	Option Register	00h	R/W
0014h		PAPUCR	Pull up Control Register	00h	R/W
0015h		PBDR	Port B Data Register	00h	R/W
0016h	Port B	PBOR	Option Register	00h	R/W
0017h		PBPUCR	Pull up Control Register	00h	R/W
0018h	Port C	PCDR	Port C Data Register	00h	R/W
0019h		PDDR	Port D Data Register	00h	R/W
001Ah	Port D	PDOR	Option Register	00h	R/W
001Bh		PDPUCR	Pull up Control Register	00h	R/W
001Ch		MISCR1	Miscellaneous Register 1	00h	R/W
001Dh	MISC	MISCR2	Miscellaneous Register 2	00h	R/W
001Eh	IVIISC	MISCR3	Miscellaneous Register 3	00h	R/W
001Fh		MISCR4	Miscellaneous Register 4	00h	R/W

Table 4. Hardware register memory map (continued)

Address	Block	Register label	Register name	Reset status	Remarks
0020h		USBISTR	USB Interrupt Status Register	00h	R/W
0021h		USBIMR	USB Interrupt Mask Register	00h	R/W
0022h		USBCTLR	USB Control Register	06h	R/W
0023h		DADDR	Device Address Register	00h	R/W
0024h		USBSR	USB Status Register	00h	R/W
0025h		EPOR	Endpoint 0 Register	0xh	R/W
0026h		CNT0RXR	EP 0 Reception Counter Register	00h	R/W
0027h		CNT0TXR	EP 0 Transmission Counter Register	00h	R/W
0028h		EP1TXR	EP 1 Transmission Register	00h	R/W
0029h		CNT1TXR	EP 1 Transmission Counter Register	00h	R/W
002Ah	USB	EP2RXR	EP 2 Reception Register	00h	R/W
002Bh		CNT2RXR	EP 2 Reception Counter Register	0xh	R/W
002Ch		EP2TXR	EP 2 Transmission Register	00h	R/W
002Dh		CNT2TXR	EP 2 Transmission Counter Register	00h	R/W
002Eh		EP3TXR	EP 3 Transmission Register	00h	R/W
002Fh		CNT3TXR	EP 3 Transmission Counter Register	00h	R/W
0030h		EP4TXR	EP 4 Transmission Register	00h	R/W
0031h		CNT4TXR	EP 4 Transmission Counter Register	00h	R/W
0032h		EP5TXR	EP 5 Transmission Register	00h	R/W
0033h		CNT5TXR	EP 5 Transmission Counter Register	00h	R/W
0034h		ERRSR	Error Status Register	00h	R/W
0035h	TBU	TBUCV	Timer counter value	00h	R/W
0036h	IBU	TBUCSR	Timer control status	00h	R/W
0037h		ITSPR0	Interrupt Software Priority Register 0	FFh	R/W
0038h	ITC	ITSPR1	Interrupt Software Priority Register 1	FFh	R/W
0039h	110	ITSPR2	Interrupt Software Priority Register 2	FFh	R/W
003Ah		ITSPR3	Interrupt Software Priority Register 3	FFh	R/W
003Eh		LED_CTRL	LED Control Register	00h	R/W

18/121 Doc ID 8951 Rev 6

4 Flash program memory

4.1 Introduction

The ST7 dual voltage High Density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a Byte-by-Byte basis using an external V_{PP} supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (In-Circuit Programming) or IAP (In-Application Programming).

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main features

- Three Flash programming modes:
 - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
 - ICP (In-Circuit Programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
 - IAP (In-Application Programming) In this mode, all sectors except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Read-out protection
- Register Access Security System (RASS) to prevent accidental programming or erasing

4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.

Depending on the overall FLASH memory size in the microcontroller device, there are up to three user sectors (see *Table 5*). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 8*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 5. Sectors available in FLASH devices

Flash Memory Size (bytes)	Available Sectors
4K	Sector 0
8K	Sectors 0,1
> 8K	Sectors 0,1, 2

16K USER FLASH MEMORY SIZE Į C000h ex.: user program 8 Kbytes SECTOR 2 ex.: user data DFFFh + library E000h 4 Kbytes **EFFFh** ex.: user system library 4 Kbvtes + IAP BootLoader SECTOR 0

Figure 8. Memory map and sector address

4.4 ICP (In-circuit programming)

To perform ICP the microcontroller must be switched to ICC (In-Circuit Communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 9*). For more details on the pin locations, refer to the device pinout description.

ICP needs six signals to be connected to the programming tool. These signals are:

- V_{SS}: device power supply ground
- V_{DD}: for reset by LVD
- OSCIN: to force the clock during power-up
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- V_{PP}: ICC mode selection and programming voltage.

If ICCCLK or ICCDATA are used for other purposes in the application, a serial resistor has to be implemented to avoid a conflict in case one of the other devices forces the signal level.

Note:

To develop a custom programming tool, refer to the ST7 FLASH Programming and ICC Reference Manual which gives full details on the ICC protocol hardware and software.

4.5 IAP (In-application programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is

possible to download code from the USB interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.




Figure 9. Typical ICP interface

Note:

If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.

4.6 Program memory read-out protection

The read-out protection is enabled through an option bit.

For Flash devices, when this option is selected, the program and data stored in the Flash memory are protected against read-out (including a re-write protection). When this protection is removed by reprogramming the Option Byte, the entire Flash program memory is first automatically erased and the device can be reprogrammed.

Refer to the Option Byte description for more details.

4.7 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.8 Register description

FLASH control/status register (FCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0	
0	0	0	0	0	0	0	0	

This register is reserved for use by Programming Tool software. It controls the FLASH programming and erasing operations. For details on customizing FLASH programming methods and In-Circuit Testing, refer to the ST7 FLASH Programming and ICC Reference Manual.

5 Central processing unit

5.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

5.2 Main features

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power HALT and WAIT modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

5.3 CPU registers

The 6 CPU registers shown in *Figure 10* are not present in the memory mapping and are accessed by specific instructions.

Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

Index registers (X and Y)


These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).





Condition code register (CC)

Read/Write

Reset Value: 111x1xxx

7							0
1	1	l1	Н	10	N	Z	С

The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

Arithmetic management bits

Bit $4 = \mathbf{H}$ Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.

- 0: No half carry has occurred.
- 1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result 7th bit.

- 0: The result of the last operation is positive or null.
- 1: The result of the last operation is negative
- (i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

577

Bit $1 = \mathbf{Z} Zero$.

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit 0 = **C** Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred.

1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

Interrupt Management Bits

Bit 5,3 = **I1**, **I0** Interrupt

The combination of the I1 and I0 bits gives the current interrupt software priority.

Interrupt Software Priority	I1	10
Level 0 (main)	1	0
Level 1	0	1
Level 2	0	0
Level 3 (= interrupt disable)	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions.

See the interrupt management chapter for more details.

Stack Pointer (SP)

Read/Write

Reset Value: 017Fh

15							8
0	0	0	0	0	0	0	1
7	I	I.	I	I.	I.	I.	0
SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 11*).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Note:

When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in *Figure 11*.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack

A subroutine call occupies two locations and an interrupt five locations in the stack area.




Figure 11. Stack manipulation example

6 Supply, reset and clock management

6.1 Clock system

6.1.1 General description

The MCU accepts either a 4 MHz crystal or an external clock signal to drive the internal oscillator. The internal clock (f_{CPU}) is derived from the internal oscillator frequency (f_{OSC}), which is 4 MHz.

After reset, the internal clock (f_{CPU}) is provided by the internal oscillator (4 MHz frequency).

To activate the 48-MHz clock for the USB interface, the user must turn on the PLL by setting the PLL_ON bit in the MISCR4 register. When the PLL is locked, the LOCK bit is set by hardware.

The user can then select an internal frequency (f_{CPU}) of either 4 MHz or 8 MHz by programming the CLK_SEL bit in the MISCR4 register (refer to *Section 10: Miscellaneous registers*).

The PLL provides a signal with a duty cycle of 50%.

The internal clock signal (f_{CPU}) is also routed to the on-chip peripherals. The CPU clock signal consists of a square wave with a duty cycle of 50%.




Figure 12. Clock, reset and supply block diagram

The internal oscillator is designed to operate with an AT-cut parallel resonant quartz in the frequency range specified for $f_{\rm osc}$. The circuit shown in *Figure 14* is recommended when using a crystal, and *Table 6* lists the recommended capacitance. The crystal and associated components should be mounted as close as possible to the input pins in order to minimize output distortion and start-up stabilization time. The LOCK bit in the MISCR4 register can also be used to generate the f_{CPU} directly from f_{OSC} if the PLL and the USB interface are not active.

Table 6. Recommended values for 4 MHz crystal resonator

R _{SMAX}	20 Ω	25 Ω	70 Ω
C _{OSCIN}	56pF	47pF	22pF
C _{OSCOUT}	56pF	47pF	22pF

Note: R_{SMAX} is the equivalent serial resistor of the crystal (see crystal specification).

6.1.2 External clock

An external clock may be applied to the OSCIN input with the OSCOUT pin not connected, as shown on *Figure 13*.

Figure 13. External clock source connections





Figure 14. Crystal resonator



6.2 Reset sequence manager (RSM)

6.2.1 Introduction

The reset sequence manager has two reset sources:

- Internal LVD reset (Low Voltage Detection) which includes both a power-on and a voltage drop reset
- Internal watchdog reset generated by an internal watchdog counter underflow as shown in Figure 16.

6.2.2 Functional description

The reset service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic reset sequence consists of 3 phases as shown in Figure 15.

28/121 Doc ID 8951 Rev 6

- 1. A first delay of $30\mu s + 127 t_{CPU}$ cycles during which the internal reset is maintained.
- A second delay of 512 t_{CPU} cycles after the internal reset is generated. It allows the oscillator to stabilize and ensures that recovery has taken place from the Reset state.
- Reset vector fetch (duration: 2 clock cycles)

Low voltage detector

The low voltage detector generates a reset when $V_{DD} < V_{IT+}$ (rising edge) or $V_{DD} < V_{IT-}$ (falling edge), as shown in *Figure 15*.

The LVD filters spikes on V_{DD} larger than $t_{g(VDD)}$ to avoid parasitic resets. See *Section 14.3 Supply and reset characteristics*.

Note:

It is recommended to make sure that the V_{DD} supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.

Figure 15. LVD RESET sequence





Figure 16. Watchdog RESET sequence



7 Interrupts

7.1 Introduction

The CPU enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
 - Up to 4 software programmable nesting levels
 - Up to 16 interrupt vectors fixed by hardware
 - 3 non maskable events: RESET, TRAP, TLI

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) CPU interrupt controller.

7.2 Masking and processing flow

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see *Table 7*). The processing flow is shown in *Figure 17*.

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to "Interrupt Mapping" table for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.


Note:

As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.

Table 7. Interrupt software priority levels

Interrupt software priority	Level	l1	10
Level 0 (main)	Low	1	0
Level 1	Low	0	1
Level 2	∀ High	0	0
Level 3 (= interrupt disable)	i iigii	1	1

Figure 17. Interrupt processing flowchart




Servicing pending interrupts

As several interrupts can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- the highest software priority interrupt is serviced,
- if several interrupts have the same software priority then the interrupt with the highest hardware priority is serviced first.

Figure 18 describes this decision process.

Figure 18. Priority decision process



When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

Note:

The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.

RESET, TRAP and TLI can be considered as having the highest software priority in the decision process.

Different interrupt vector sources

Two interrupt source types are managed by the CPU interrupt controller: the non-maskable type (RESET, TLI, TRAP) and the maskable type (external or from internal peripherals).

Non-maskable sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see *Figure 17*). After stacking the PC, X, A and CC registers (except for RESET), the corresponding vector is loaded in the PC register and the I1 and I0 bits of the CC are set to disable interrupts (level 3). These sources allow the processor to exit HALT mode.

TLI (Top Level Hardware Interrupt)

This hardware interrupt occurs when a specific edge is detected on the dedicated TLI pin.

Caution:

A TRAP instruction must not be used in a TLI service routine.

TRAP (Non Maskable Software Interrupt)

This software interrupt is serviced when the TRAP instruction is executed. It will be serviced according to the flowchart in *Figure 17* as a TLI.

Caution:

TRAP can be interrupted by a TLI.

RESET

The RESET source has the highest priority in the CPU. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority. See the RESET chapter for more details.

Maskable sources

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

External Interrupts

External interrupts allow the processor to exit from HALT low power mode.

External interrupt sensitivity is software selectable through the register.

External interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same interrupt line are selected simultaneously, these will be logically NANDed.

Peripheral Interrupts

Usually the peripheral interrupts cause the Device to exit from HALT mode except those mentioned in the "Interrupt Mapping" table.

A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register.

The general sequence for clearing an interrupt is based on an access to the status register followed by a read or write to an associated register.

Note:

The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being serviced) will therefore be lost if the clear sequence is executed.

577

7.3 Interrupts and low power modes

All interrupts allow the processor to exit the WAIT low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the HALT modes (see column "Exit from HALT" in "Interrupt Mapping" table). When several pending interrupts are present while exiting HALT mode, the first one serviced can only be an interrupt with exit from HALT mode capability and it is selected through the same decision process shown in *Figure 18*.

Note:

If an interrupt, that is not able to Exit from HALT mode, is pending with the highest priority when exiting HALT mode, this interrupt is serviced after the first one serviced.

7.4 Concurrent and nested management

The following *Figure 19* and *Figure 20* show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in *Figure 20*. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0, TLI. The software priority is given for each interrupt.

Warning: A stack overflow may occur without notifying the software of the failure.





Figure 19. Concurrent interrupt management

Figure 20. Nested interrupt management



7.5 Interrupt register description

CPU CC register interrupt bits

Read/Write

Reset Value: 111x 1010 (xAh)



Bit 5, 3 = **I1**, **I0** Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Table 8. Current interrupt software priority

Interrupt software priority	Level	I1	10
Level 0 (main)	1	1	0
Level 1	Low	0	1
Level 2	. ↓ High	0	0
Level 3 (= interrupt disable*)	1 "9"	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

Note: TLI, TRAP and RESET events can interrupt a level 3 program.

Interrupt software priority registers (ISPRX)

Read/Write (bit 7:4 of ISPR3 are read only)

Reset Value: 1111 1111 (FFh)

	7							0
ISPR0	l1_3	10_3	l1_2	10_2	l1_1	10_1	I1_0	10_0
ISPR1	l1_7	10_7	I1_6	10_6	I1_5	10_5	l1_4	10_4
ISPR2	l1_11	10_11	I1_10	I0_10	I1_9	10_9	I1_8	10_8
ISPR3	1	1	1	1	I1_13	I0_13	l1_12	10_12

These four registers contain the interrupt software priority of each interrupt vector.

 Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondence is shown in the following table.

Table 9. Interrupt vectors and corresponding bits

Vector address	ISPRx bits
FFFBh-FFFAh	I1_0 and I0_0 bits*
FFF9h-FFF8h	I1_1 and I0_1 bits
FFE1h-FFE0h	I1_13 and I0_13 bits

- Each I1_x and I0_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.
- Level 0 can not be written (I1_x=1, I0_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The RESET, TRAP and TLI vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

Note:

Bits in the ISPRx registers which correspond to the TLI can be read and written but they are not significant in the interrupt process management.

Caution:

If the I1_x and I0_x bits are modified while the interrupt x is executed the following behavior has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

Table 10. Dedicated interrupt instruction set

Instruction	New description	Function/Example	l1	Н	10	N	Z	С
HALT	Entering Halt mode		1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	11	Н	10	N	Z	С
JRM	Jump if I1:0=11	I1:0=11 ?						
JRNM	Jump if I1:0<>11	l1:0<>11 ?						
POP CC	Pop CC from the Stack	Mem => CC	l1	Н	10	N	Z	С
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0			
SIM	Disable interrupt (level 3 set)	Load 11 in I1:0 of CC	1		1			



Table 10. Dedicated interrupt instruction set (continued)

Instruction	New description	Function/Example	l1	Н	10	N	Z	С
TRAP	Software trap	Software NMI	1		1			
WFI	Wait for interrupt		1		0			

Note:

During the execution of an interrupt routine, the HALT, POPCC, RIM, SIM and WFI instructions change the current software priority up to the next IRET instruction or one of the previously mentioned instructions.

In order not to lose the current software priority level, the RIM, SIM, HALT, WFI and POP CC instructions should never be used in an interrupt routine.

Table 11. Interrupt mapping

N°	Source block	Description	Register label	Priority order	Exit from HALT	Address vector
	RESET	Reset			yes	FFFEh- FFFFh
	TRAP	Software Interrupt	N/A			FFFCh- FFFDh
0	ICP	FLASH Start programming NMI interrupt (TLI)				FFFAh- FFFBh
1	UART	ISO7816-3 UART Interrupt	UIC	Highest Priority	no	FFF8h- FFF9h
2	USB	USB Communication Interrupt	USBIST R			FFF6h- FFF7h
3	WAKUP1	External Interrupt Port C		 	yes	FFF4h- FFF5h
4	WAKUP2	External Interrupt Port A			yes	FFF2h- FFF3h
5	TIM	TBU Timer Interrupt	TBUSR	Lowest Priority	no	FFF0h- FFF1h
6	CARDDET 1)	Smartcard Insertion/Removal Interrupt ¹⁾	USCUR		1/00	FFEEh- FFEFh
7	ESUSP	End suspend Interrupt	USBIST R		yes	FFECh- FFEDh
8	Not used				no	FFEAh- FFEBh

Note: This interrupt can be used to exit from USB suspend mode.

8 Power saving modes

8.1 Introduction

To give a large measure of flexibility to the application in terms of power consumption, two main power saving modes are implemented in the ST7.

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency.

From Run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

8.2 Wait mode

WAIT mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the "WFI" ST7 software instruction.

All peripherals remain active. During WAIT mode, the I bit of the CC register is forced to 0, to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in WAIT mode until an interrupt or Reset occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU will remain in WAIT mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 21.




Figure 21. WAIT mode flow chart

8.3 Halt mode

The HALT mode is the MCU lowest power consumption mode. The HALT mode is entered by executing the HALT instruction. The internal oscillator is then turned off, causing all internal processing to be stopped, including the operation of the on-chip peripherals.

Note: The PLL must be disabled before a HALT instruction.


When entering HALT mode, the I bit in the Condition Code Register is cleared. Thus, any of the external interrupts (ITi or USB end suspend mode), are allowed and if an interrupt occurs, the CPU clock becomes active.

The MCU can exit HALT mode on reception of either an external interrupt on ITi, an end suspend mode interrupt coming from USB peripheral, or a reset. The oscillator is then turned on and a stabilization time is provided before releasing CPU operation. The stabilization time is 512 CPU clock cycles.

57

After the start up delay, the CPU continues operation by servicing the interrupt which wakes it up or by fetching the reset vector if a reset wakes it up.

Figure 22. HALT mode flow chart



9 I/O ports

9.1 Introduction

The I/O ports offer different functional modes:

transfer of data through digital inputs and outputs

and for specific pins:

- alternate signal input/output for the on-chip peripherals.
- external interrupt detection

An I/O port is composed of up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

9.2 Functional description

Each port is associated to 4 main registers:

- Data Register (DR)
- Data Direction Register (DDR)
- Option Register (OR)
- Pull Up Register (PU)

Each I/O pin may be programmed using the corresponding register bits in DDR register: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

Table 12. I/O pin functions

DDR	MODE
0	Input
1	Output

Input modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Note: All the inputs are triggered by a Schmitt trigger.

When switching from input mode to output mode, the DR register should be written first to output the correct value as soon as the port is configured as an output.

Interrupt function

When an I/O is configured in Input with Interrupt, an event on this I/O can generate an external Interrupt request to the CPU. The interrupt sensitivity is given independently according to the description mentioned in the ITRFRE interrupt register.

Each pin can independently generate an Interrupt request.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see Interrupts section). If more than one input pin is selected simultaneously as interrupt source, this is logically ORed. For this reason if one of the interrupt pins is tied low, it masks the other ones.

40/121 Doc ID 8951 Rev 6



Output Mode

The pin is configured in output mode by setting the corresponding DDR register bit (see *Table 7*).

In this mode, writing "0" or "1" to the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Note: In this mode, the interrupt function is disabled.

Digital Alternate Function

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over standard I/O programming. When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin has to be configured in input mode. In this case, the pin's state is also digitally readable by addressing the DR register.

Note: Input pull-up configuration can cause an unexpected value at the input of the alternate peripheral input.

When the on-chip peripheral uses a pin as input and output, this pin must be configured as an input (DDR = 0).

Warning: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

9.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR register and specific feature of the I/O port such as true open drain.

9.3.1 Port A

Table 13. Port A description


PORT A		1/0
	Input	Output
PA[5:0]	without pull-up *	push-pull or open drain with software selectable pull-up
PA6	without pull-up	-

^{*}Reset State

ALTERNATE ENABLE ALTERNATE 1 V_{DD} OUTPUT P-BUFFER DR LATCH ALTERNATE ENABLE DDR LATCH PAD DDR SEL N-BUFFER DIODES ALTERNATE ENABLE ALTERNATE INPUT CMOS SCHMITT TRIGGER Note 1: selectable by PAPUCR register

Figure 23. PA0, PA1, PA2, PA3, PA4, PA5 configuration

Figure 24. PA6 configuration



9.3.2 Ports B and D

Table 14. Port B and D description

PORTS B AND D	Output *					
PB[7:0]	push-pull or open drain with software selectable pull-up					
PD[7:0]	pusit-pull of open dialit with software selectable pull-up					

^{*}Reset State = open drain

42/121 Doc ID 8951 Rev 6

DIODES

ALTERNATE 1 OUTPUT 0 P-BUFFER

DR
LATCH
ALTERNATE ENABLE

PULL-UP 1)

PAD

PAD

PAD

PAD

PAD

ALTERNATE ENABLE

V_{SS}▼

Figure 25. Port B and D configuration

DR SEL


Note 1: selectable by PAPUCR register

9.3.3 Port C

Table 15. Port C description

PORT C	Input
PC[7:0]	with pull-up





9.4 Register description

Data registers (PxDR)

Port A Data Register (PADR): 0011h Port B Data Register (PBDR): 0015h Port C Data Register (PCDR): 0018h Port D Data Register (PCDR): 0019h

Read/Write

Reset Value Port A: 0000 0000 (00h)
Reset Value Port B: 0000 0000 (00h)
Reset Value Port C: 0000 0000 (00h)
Reset Value Port D: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bits 7:0 = **D[7:0]** Data Register 8 bits.

The DR register has a specific behavior according to the selected input/output configuration. Writing the DR register is always taken in account even if the pin is configured as an input. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

DATA DIRECTION REGISTER (PADDR)

Port A Data Direction Register (PADDR): 0012h

Read/Write

Reset Value Port A: 0000 0000 (00h)

7							0
DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0

Bits 7:0 = **DD7-DD0** Data Direction Register 8 bits.

The DDR register gives the input/output direction configuration of the pins. Each bits is set and cleared by software.

0: Input mode1: Output mode

OPTION REGISTER (PxOR)

Port x Option Register PxOR with x = A, B, or D

Port A Option Register (PAOR): 0013h Port B Option Register (PBOR): 0016h Port D Option Register (PDOR): 001Ah

Read/Write

Reset Value: 0000 0000 (00h)

7							0	
OM7	OM6	OM5	OM4	OM3	OM2	OM1	OM0	

Bits 7:0 = **OM[7:0]** Option register 8 bits.

The OR register allows to distinguish in output mode if the push-pull or open drain configuration is selected.

Each bit is set and cleared by software.

0: Output open drain

1: Output push-pull

PULL UP CONTROL REGISTER (PxPUCR)

Port x Pull Up Register PxPUCR with x = A, B, or D

Port A Pull up Register (PAPUCR): 0014h Port B Pull up Register (PBPUCR): 0017h Port D Pull up Register (PDPUCR): 001Bh

Read/Write

Reset Value: 0000 0000 (00h)

7							0	
PU7	PU6	PU5	PU4	PU3	PU2	PU1	PU0	l

Bits 7:0 = **PU[7:0]** *Pull up register 8 bits.*

The PU register is used to control the pull up.

Each bit is set and cleared by software.

0: Pull up inactive

1: Pull up active

Table 16. I/O ports register map

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
11	PADR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
12	PADDR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
13	PAOR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
14	PAPUCR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
15	PBDR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
16	PBOR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0

Table 16. I/O ports register map (continued)

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
17	PBPUCR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
18	PCDR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
19	PDDR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
1A	PDOR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0
1B	PDPUCR Reset Value	MSB 0	0	0	0	0	0	0	LSB 0

10 Miscellaneous registers

Miscellaneous register 1 (MISCR1)

Reset Value: 0000 0000 (00h)

Read/Write

7							0
ITM7	ITM6	ITM5	ITM4	ITM3	ITM2	ITM1	ITM0

Writing the ITIFREC register enables or disables external interrupt on Port C. Each bit can be masked independently. The ITMx bit masks the external interrupt on PC.x.

Bits[7:0] = ITM [7:0] Interrupt Mask

0: external interrupt disabled

1: external interrupt enabled

Miscellaneous register 2 (MISCR2)

Reset Value: 0000 0000 (00h)

Read/Write

7							0	
-	CRD IRM	ITM14	ITM13	ITM12	ITM11	ITM10	ITM9	

Writing the ITIFREA register enables or disables external interrupt on port A.

Bit 7 = Reserved.

Bit 6 = CRDIRM CRD Insertion/Removal Interrupt Mask

0: CRDIR interrupt disabled

1: CRDIR interrupt enabled

Bits [5:0] = **ITM [14:9]** Interrupt Mask

Bit x of MISCR2 masks the external interrupt on port A.x.

Bit x = ITM n Interrupt Mask n

0: external interrupt disabled on PA.x.

1: external interrupt enabled on PA.x.

Miscellaneous register 3 (MISCR3)

Reset Value: 0000 0000 (00h)

Read/Write

7							0
CTRL1_A	CTRL0_A	CTRL1_C	CTRL0_C	-	-	-	-

This register is used to configure the edge and the level sensitivity of the Port A and Port C external interrupt. This means that all bits of a port must have the same sensitivity.

If a write access modifies bits 7:4, it clears the pending interrupts.

CTRL0_C, CTRL1_C: Sensitivity on port C

CTRL0_A, CTRL1_A: Sensitivity on port A

CTRL1_X	CTRL0_X	External interrupt sensitivity			
0	0	Falling edge & low level			
0	1	Rising edge only			
1	0	Falling edge only			
1	1	Rising and falling edge			

Miscellaneous register 4 (MISCR4)

Reset Value: 0000 0000 (00h).

Read/Write

7			_	_	_		0
-	PLL_ON	CLK_SEL	-	-	-	-	LOCK

Bit 7 = Reserved.

Bit 6 = PLL_ON PLL Activation

0: PLL disabled

1: PLL enabled

Note: The PLL must be disabled before a HALT instruction.

Bit 5 = CLK_SEL Clock Selection

This bit is set and cleared by software.

0: CPU frequency = 4MHz

1: CPU frequency = 8MHz

Bits 4:1 = Reserved.

Bit 0 = **LOCK** PLL status bit

0: PLL not locked. f_{CPU} = f_{OSC} external clock frequency.

1: PLL locked. f_{CPU} = 4 or 8 MHz depending on CLKSEL bit.

Table 17. Register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
001C	MISCR1 Reset Value	ITM7 0	ITM6 0	ITM5 0	ITM4 0	ITM3 0	ITM2 0	ITM1 0	ITM0 0
001D	MISCR2 Reset Value	0	0	ITM14 0	ITM13 0	ITM12 0	ITM11 0	ITM10 0	ITM9 0
001E	MISCR3 Reset Value	CTRL1_A 0	CTRL0_A	CTRL1_C 0	CTRL0_C 0	0	0	0	0
001Fh	MISCR4 Reset Value	0	PLL_ON 0	RST_IN 0	CLK_SE 0L	0	0	0	LOCK 0

11 LEDs

Each of the four available LEDs can be selected using the LED_CTRL register. Two types of LEDs are supported: 3mA and 7mA.

LED_CTRL register

Reset Value: 0000 0000 (00h)

Read/Write

7							0
LD3	LD2	LD1	LD0	LD3_I	LD2_I	LD1_I	LD0_I

Bits 7:4 = **LDx** *LED Enable*

0: LED disabled

1: LED enabled

Bits 3:0 = **LDx_I** Current selection on LDx

0: 3mA current on LDx pad

1: 7mA current on LDx pad

12 On-chip peripherals

12.1 Watchdog timer (WDG)

12.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

12.1.2 Main features

- Programmable free-running downcounter (64 increments of 65536 CPU cycles)
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Hardware Watchdog selectable by option byte
- Watchdog Reset indicated by status flag

12.1.3 Functional description

The counter value stored in the CR register (bits T[6:0]), is decremented every 65,536 machine cycles, and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 500ns.

The application program must write in the CR register at regular intervals during normal operation to prevent an MCU reset. This downcounter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the CR register must be between FFh and C0h (see *Table 18*).

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset.

Table 18. Watchdog timing (f_{CPU} = 8 MHz)

	CR register initial value	WDG timeout period (ms)
Max	FFh	524.288
Min	C0h	8.192

WATCHDOG CONTROL REGISTER (CR)

WDGA T6 T5 T4 T3 T2 T1 T0

7-BIT DOWNCOUNTER

CLOCK DIVIDER

+65536

Figure 27. Watchdog block diagram

12.1.4 Software watchdog option

If Software Watchdog is selected by option byte, the watchdog is disabled following a reset. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

12.1.5 Hardware watchdog option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the CR is not used.

12.1.6 Low power modes

WAIT Instruction

No effect on Watchdog.

HALT Instruction

Halt mode can be used when the watchdog is enabled. When the oscillator is stopped, the WDG stops counting and is no longer able to generate a reset until the microcontroller receives an external interrupt or a reset.

If an external interrupt is received, the WDG restarts counting after 514 CPU clocks. In the case of the Software Watchdog option, if a reset is generated, the WDG is disabled (reset state).

Recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as Input before executing the HALT instruction. The main reason for

52/121 Doc ID 8951 Rev 6

- this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the I bit in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).

12.1.7 Interrupts

None.

12.1.8 Register description

Control register (CR)

Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	Т3	T2	T1	T0

Bit 7 = **WDGA** *Activation bit.*

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Note: This bit is not used if the hardware watchdog option is enabled by option byte.

Bit 6:0 = **T[6:0]** 7-bit timer (MSB to LSB).

These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

12.2 Time base unit (TBU)

12.2.1 Introduction

The Timebase unit (TBU) can be used to generate periodic interrupts.

12.2.2 Main features

- 8-bit upcounter
- Programmable prescaler
- Period between interrupts: max. 8.1ms (at 8 MHz f_{CPLI})
- Maskable interrupt

12.2.3 Functional description

The TBU operates as a free-running upcounter.

When the TCEN bit in the TBUCSR register is set by software, counting starts at the current value of the TBUCV register. The TBUCV register is incremented at the clock rate output from the prescaler selected by programming the PR[2:0] bits in the TBUCSR register.

When the counter rolls over from FFh to 00h, the OVF bit is set and an interrupt request is generated if ITE is set.

The user can write a value at any time in the TBUCV register.

12.2.4 Programming example


In this example, timer is required to generate an interrupt after a delay of 1 ms.

Assuming that f_{CPU} is 8 MHz and a prescaler division factor of 256 will be programmed using the PR[2:0] bits in the TBUCSR register, 1 ms = 32 TBU timer ticks.

In this case, the initial value to be loaded in the TBUCV must be (256-32) = 224 (E0h).

```
ld A, E0h
ld TBUCV, A ; Initialize counter value
ld A 1Fh ;
ld TBUCSR, A; Prescaler factor = 256,
   ; interrupt enable,
   ; TBU enable
```

Figure 28. TBU block diagram



12.2.5 Low power modes

Mode	Description
WAIT	No effect on TBU
HALT	TBU halted.

12.2.6 Interrupts

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
Counter Overflow Event	OVF	ITE	Yes	No

Note:

The OVF interrupt event is connected to an interrupt vector (see Interrupts chapter). It generates an interrupt if the ITE bit is set in the TBUCSR register and the I-bit in the CC register is reset (RIM instruction).

12.2.7 Register description

TBU counter value register (TBUCV)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
CV7	CV6	CV5	CV4	CV3	CV2	CV1	CV0

Bits 7:0 = CV[7:0] Counter Value

This register contains the 8-bit counter value which can be read and written anytime by software. It is continuously incremented by hardware if TCEN=1.

TBU control/status register (TBUCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	OVF	ITE	TCEN	PR2	PR1	PR0

Bits [7:6] = Reserved. Forced by hardware to 0.

Bit 5 = **OVF** Overflow Flag

This bit is set only by hardware, when the counter value rolls over from FFh to 00h. It is cleared by software reading the TBUCSR register. Writing to this bit does not change the bit value.

0: No overflow

1: Counter overflow

Bit 4 = ITE Interrupt enabled.

This bit is set and cleared by software.

0: Overflow interrupt disabled

1: Overflow interrupt enabled. An interrupt request is generated when OVF=1.

Bit 3 = **TCEN** TBU Enable.

This bit is set and cleared by software.

0: TBU counter is frozen and the prescaler is reset.

1: TBU counter and prescaler running.

Bits 2:0 = PR[2:0] Prescaler Selection

These bits are set and cleared by software to select the prescaling factor.

PR2	PR1	PR0	Prescaler Division Factor
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256

12.3 USB interface (USB)

12.3.1 Introduction

The USB Interface implements a full-speed function interface between the USB and the ST7 microcontroller. It is a highly integrated circuit which includes the transceiver, 3.3 voltage regulator, SIE and USB Data Buffer interface. No external components are needed apart from the external pull-up on USBDP for full speed recognition by the USB host.

12.3.2 Main features

- USB Specification Version 1.1 Compliant
- Supports Full-Speed USB Protocol
- Seven Endpoints (including default endpoint)
- CRC generation/checking, NRZI encoding/decoding and bit-stuffing
- USB Suspend/Resume operations
- On-Chip 3.3V Regulator
- On-Chip USB Transceiver

12.3.3 Functional description

The block diagram in Figure 29, gives an overview of the USB interface hardware.

For general information on the USB, refer to the "Universal Serial Bus Specifications" document available at http://www.usb.org.

Serial interface engine

The SIE (Serial Interface Engine) interfaces with the USB, via the transceiver.

The SIE processes tokens, handles data transmission/reception, and handshaking as required by the USB standard. It also performs frame formatting, including CRC generation and checking.

Endpoints

The Endpoint registers indicate if the microcontroller is ready to transmit/receive, and how many bytes need to be transmitted.

Data transfer to/from USB data buffer memory

When a token for a valid Endpoint is recognized by the USB interface, the related data transfer takes place to/from the USB data buffer. At the end of the transaction, an interrupt is generated.

Interrupts

By reading the Interrupt Status register, application software can know which USB event has occurred.





Figure 29. USB block diagram

USB endpoint RAM buffers

There are seven Endpoints including one bidirectional control Endpoint (Endpoint 0), five IN Endpoints (Endpoint 1, 2, 3, 4, 5) and one OUT endpoint (Endpoint 2).

Endpoint 0 is 2×8 bytes in size, Endpoint 1, 3, 4, and Endpoint 5 are 8 bytes in size and Endpoint 2 is 2×64 bytes in size.





12.3.4 Register description

Interrupt status register (USBISTR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
CTR	0	SOVR	ERROR	SUSP	ESUSP	RESET	SOF

These bits cannot be set by software. When an interrupt occurs these bits are set by hardware. Software must read them to determine the interrupt type and clear them after servicing.

Note:

The CTR bit (which is an OR of all the endpoint CTR flags) cannot be cleared directly, only by clearing the CTR flags in the Endpoint registers.

Bit 7 = CTR Correct Transfer.

This bit is set by hardware when a correct transfer operation is performed. This bit is an OR of all CTR flags (CTR0 in the EP0R register and CTR_RX and CTR_TX in the EPnRXR and EPnTXR registers). By looking in the USBSR register, the type of transfer can be determined from the PID[1:0] bits for Endpoint 0. For the other Endpoints, the Endpoint number on which the transfer was made is identified by the EP[1:0] bits and the type of transfer by the IN/OUT bit.

0: No Correct Transfer detected

1: Correct Transfer detected

Note:

A transfer where the device sent a NAK or STALL handshake is considered not correct (the host only sends ACK handshakes). A transfer is considered correct if there are no errors in the PID and CRC fields, if the DATAO/DATA1 PID is sent as expected, if there were no data overruns, bit stuffing or framing errors.

Bit 6 = Reserved, forced by hardware to 0.

Bit 5 = **SOVR** Setup Overrun.

This bit is set by hardware when a correct Setup transfer operation is performed while the software is servicing an interrupt which occurred on the same Endpoint (CTR0 bit in the EP0R register is still set when SETUP correct transfer occurs).

0: No SETUP overrun detected

1: SETUP overrun detected

When this event occurs, the USBSR register is not updated because the only source of the SOVR event is the SETUP token reception on the Control Endpoint (EP0).

Bit 4 = ERR Error.

This bit is set by hardware whenever one of the errors listed below has occurred:

0: No error detected

1: Timeout, CRC, bit stuffing, nonstandard framing or buffer overrun error detected

Note: Refer to the ERR[2:0] bits in the USBSR register to determine the error type.

Bit 3 = **SUSP** Suspend mode request.

This bit is set by hardware when a constant idle state is present on the bus line for more than 3 ms, indicating a suspend mode request from the USB.

The suspend request check is active immediately after each USB reset event and is disabled by hardware when suspend mode is forced (FSUSP bit in the USBCTLR register) until the end of resume sequence.

Bit 2 = **ESUSP** End Suspend mode.

This bit is set by hardware when, during suspend mode, activity is detected that wakes the USB interface up from suspend mode.

This interrupt is serviced by a specific vector, in order to wake up the ST7 from HALT mode.

0: No End Suspend detected

1: End Suspend detected

Bit 1 = **RESET** USB reset.

This bit is set by hardware when the USB reset sequence is detected on the bus.

0: No USB reset signal detected

1: USB reset signal detected

The DADDR, EP0R, EP1RXR, EP1TXR, EP2RXR and EP2TXR registers are reset by a USB reset.

Note:

Bit 0 = SOF Start of frame.

This bit is set by hardware when a SOF token is received on the USB.

0: No SOF received

1: SOF received

Note:

To avoid spurious clearing of some bits, it is recommended to clear them using a load instruction where all bits which must not be altered are set, and all bits to be cleared are reset. Avoid read-modify-write instructions like AND, XOR...

Interrupt mask register (USBIMR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
CTRM	0	SOVRM	ERRM	SUSPM	ESUSP M	RESETM	SOFM

These bits are mask bits for all the interrupt condition bits included in the USBISTR register. Whenever one of the USBIMR bits is set, if the corresponding USBISTR bit is set, and the I-bit in the CC register is cleared, an interrupt request is generated. For an explanation of each bit, please refer to the description of the USBISTR register.

Control register (USBCTLR)

Read/Write

Reset value: 0000 0110 (06h)

7							0
RSM	USB_ RST	0	0	RESUME	PDWN	FSUSP	FRES

Bit 7 = RSM Resume Detected

This bit shows when a resume sequence has started on the USB port, requesting the USB interface to wake-up from suspend state. It can be used to determine the cause of an ESUSP event.

0: No resume sequence detected on USB

1: Resume sequence detected on USB

Bit 6 = **USB_RST** *USB Reset detected*.

This bit shows that a reset sequence has started on the USB. It can be used to determine the cause of an ESUSP event (Reset sequence).

0: No reset sequence detected on USB

1: Reset sequence detected on USB

Bits [5:4] = Reserved, forced by hardware to 0.

Bit 3 = **RESUME** Resume.

This bit is set by software to wake-up the Host when the ST7 is in suspend mode.

- 0: Resume signal not forced
- 1: Resume signal forced on the USB bus.

Software should clear this bit after the appropriate delay.

Bit 2 = **PDWN** Power down.

This bit is set by software to turn off the 3.3V on-chip voltage regulator that supplies the external pull-up resistor and the transceiver.

- 0: Voltage regulator on
- 1: Voltage regulator off

Note:

After turning on the voltage regulator, software should allow at least 3 µs for stabilization of the power supply before using the USB interface.

Bit 1 = **FSUSP** Force suspend mode.

This bit is set by software to enter Suspend mode. The ST7 should also be put in Halt mode to reduce power consumption.

- 0: Suspend mode inactive
- 1: Suspend mode active

When the hardware detects USB activity, it resets this bit (it can also be reset by software).

Bit 0 = **FRES** Force reset.

This bit is set by software to force a reset of the USB interface, just as if a RESET sequence came from the USB.

- 0: Reset not forced
- 1: USB interface reset forced.

The USB is held in RESET state until software clears this bit, at which point a "USB-RESET" interrupt will be generated if enabled.

Device address register (DADDR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0	
0	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	ĺ

Bit 7 = Reserved, forced by hardware to 0.

Bits 6:0 = ADD[6:0] Device address, 7 bits.

Software must write into this register the address sent by the host during enumeration.

Note:

This register is also reset when a USB reset is received or forced through bit FRES in the USBCTLR register.

USB status register (USBSR)

Read only

Reset Value: 0000 0000 (00h)

7							0
PID1	PID0	IN/OUT	0	0	EP2	EP1	EP0

Note:

Bits 7:6 = PID[1:0] Token PID bits 1 & 0 for Endpoint 0 Control.

USB token PIDs are encoded in four bits. PID[1:0] correspond to the most significant bits of the PID field of the last token PID received by Endpoint 0.

The least significant PID bits have a fixed value of 01.

When a CTR interrupt occurs on Endpoint 0 (see register USBISTR) the software should read the PID[1:0] bits to retrieve the PID name of the token received.

The USB specification defines PID bits as:

PID1	PID0	PID name
0	0	OUT
1	0	IN
1	1	SETUP

Bit 5 = **IN/OUT** Last transaction direction for Endpoint 1, 2, 3, 4 or 5.

This bit is set by hardware when a CTR interrupt occurs on Endpoint 1, 2, 3, 4 or 5.

0: OUT transaction

1: IN transaction

Bits 4:3 =Reserved, forced by hardware to 0.

Bits 2:0 = **EP[2:0]** Endpoint number.

These bits identify the endpoint which required attention.

000 = Endpoint 0

001 = Endpoint 1

010 = Endpoint 2

011 = Endpoint 3

100 = Endpoint 4

101 = Endpoint 5

Error status register (ERRSR)

Read only

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	ERR2	ERR1	ERR0

Bits 7:3 = Reserved, forced by hardware to 0.

Bits 2:0 = ERR[2:0] Error type.

These bits identify the type of error which occurred.

ERR2	ERR1	ERR0	R0 Meaning	
0	0	0	No error	
0	0	1	Bitstuffing error	
0	1	0	CRC error	
0	1	1	EOP error (unexpected end of packet or SE0 not followed by J-state)	
1	0	0	PID error (PID encoding error, unexpected or unknown PID)	
1	0	1	Memory over / underrun (memory controller has not answered in time to a memory data request)	
1	1	1	Other error (wrong packet, timeout error)	

Note:

These bits are set by hardware when an error interrupt occurs and are reset automatically when the error bit (USBISTR bit 4) is cleared by software.

Endpoint 0 register (EP0R)

Read/Write

Reset value: 0000 0000(00h)

7							0
CTR0	DTOG TX	STAT_	STAT_	0	DTOC BY	STAT_	STAT_
CINU	DIOG_IX	TX1	TX0	0	DTOG_RX	RX1	RX0

This register is used for controlling Endpoint 0.

Bits 6:4 and bits 2:0 are also reset by a USB reset, either received from the USB or forced through the FRES bit in USBCTLR.

Bit 7 = CTR0 Correct Transfer.

This bit is set by hardware when a correct transfer operation is performed on Endpoint 0. This bit must be cleared after the corresponding interrupt has been serviced.

0: No CTR on Endpoint 0

1: Correct transfer on Endpoint 0

Bit 6 = **DTOG_TX** Data Toggle, for transmission transfers.

It contains the required value of the toggle bit (0=DATA0, 1=DATA1) for the next transmitted data packet. This bit is set by hardware on reception of a SETUP PID. DTOG_TX toggles only when the transmitter has received the ACK signal from the USB host. DTOG_TX and also DTOG_RX are normally updated by hardware, on receipt of a relevant PID. They can be also written by the user, both for testing purposes and to force a specific (DATA0 or DATA1) token.

Bits 5:4 = **STAT_TX** [1:0] Status bits, for transmission transfers.

These bits contain the information about the endpoint status, which are listed below

Table 19. Transmission status encoding

STAT_TX1	STAT_TX0	Meaning
0	0	DISABLED: no function can be executed on this endpoint and messages related to this endpoint are ignored.
0	1	STALL: the endpoint is stalled and all transmission requests result in a STALL handshake.
1	0	NAK: the endpoint is NAKed and all transmission requests result in a NAK handshake.
1	1	VALID: this endpoint is enabled (if an address match occurs, the USB interface handles the transaction).

These bits are written by software. Hardware sets the STAT_TX and STAT_RX bits to NAK when a correct transfer has occurred (CTR=1) addressed to this endpoint; this allows software to prepare the next set of data to be transmitted.

Bit 3 = Reserved, forced by hardware to 0.

Bit 2 = **DTOG_RX** Data Toggle, for reception transfers.

It contains the expected value of the toggle bit (0=DATA0, 1=DATA1) for the next data packet. This bit is cleared by hardware in the first stage (Setup Stage) of a control transfer (SETUP transactions start always with DATA0 PID). The receiver toggles DTOG_RX only if it receives a correct data packet and the packet's data PID matches the receiver sequence bit.

Bits 1:0 = **STAT_RX** [1:0] Status bits, for reception transfers.

These bits contain the information about the endpoint status, which are listed below:

Table 20. Reception status encoding

STAT_RX1	STAT_RX0	Meaning
0	0	DISABLED: no function can be executed on this endpoint and messages related to this endpoint are ignored.
0	1	STALL: the endpoint is stalled and all reception requests result in a STALL handshake.

Table 20. Reception status encoding

STAT_RX1	STAT_RX0	Meaning
1	0	NAK : the endpoint is NAKed and all reception requests result in a NAK handshake.
1	1	VALID: this endpoint is enabled (if an address match occurs, the USB interface handles the transaction).

These bits are written by software. Hardware sets the STAT_RX and STAT_TX bits to NAK when a correct transfer has occurred (CTR=1) addressed to this endpoint, so the software has the time to examine the received data before acknowledging a new transaction.

Note:

If a SETUP transaction is received while the status is different from DISABLED, it is acknowledged and the two directional status bits are set to NAK by hardware.

When a STALL is answered by the USB device, the two directional status bits are set to STALL by hardware.

Endpoint transmission register (EP1TXR, EP2TXR, EP3TXR, EP4TXR, EP5TXR)

Read/Write

Reset value: 0000 0000 (00h)

7							0
0	0	0	0	CTR TY	DTOG_TX	STAT_	STAT_
U	0	U	U	CTR_TX		TX1	TX0

This register is used for controlling Endpoint 1, 2, 3, 4 or 5 transmission. Bits 2:0 are also reset by a USB reset, either received from the USB or forced through the FRES bit in the USBCTLR register.

Bits [7:4] = Reserved, forced by hardware to 0.

Bit 3 = CTR_TX Correct Transmission Transfer.

This bit is set by hardware when a correct transfer operation is performed in transmission. This bit must be cleared after the corresponding interrupt has been serviced.

0: No CTR in transmission on Endpoint 1, 2, 3, 4 or 5

1: Correct transfer in transmission on Endpoint 1, 2, 3, 4 or 5

Bit 2 = DTOG_TX Data Toggle, for transmission transfers.

This bit contains the required value of the toggle bit (0=DATA0, 1=DATA1) for the next data packet. DTOG_TX toggles only when the transmitter has received the ACK signal from the USB host. DTOG_TX and DTOG_RX are normally updated by hardware, at the receipt of a relevant PID. They can be also written by the user, both for testing purposes and to force a specific (DATA0 or DATA1) token.

Bits [1:0] = **STAT_TX** [1:0] Status bits, for transmission transfers.

These bits contain the information about the endpoint status, which is listed below

STAT_TX1 STAT_TX0		Meaning						
0	0	DISABLED: transmission transfers cannot be executed.						
1 0 1 1 1		STALL: the endpoint is stalled and all transmission requests result in a STALL handshake.						
1 0		NAK: the endpoint is naked and all transmission requests result in a NAK handshake.						
1	1	VALID: this endpoint is enabled for transmission.						

Table 21. Transmission status encoding

These bits are written by software, but hardware sets the STAT_TX bits to NAK when a correct transfer has occurred (CTR=1) addressed to this endpoint. This allows software to prepare the next set of data to be transmitted.

Endpoint 2 reception register (EP2RXR)

Read/Write

Reset value: 0000 0000 (00h)

7							0
0	0	0	0	CTD DV	R_RX DTOG_RX	STAT_	STAT_
O		0	0	OTH_HX		RX1	RX0

This register is used for controlling Endpoint 2 reception. Bits 2:0 are also reset by a USB reset, either received from the USB or forced through the FRES bit in the USBCTLR register.

Bits [7:4] = Reserved, forced by hardware to 0.

Bit 3 = CTR_RX Reception Correct Transfer.

This bit is set by hardware when a correct transfer operation is performed in reception. This bit must be cleared after that the corresponding interrupt has been serviced.

Bit 2 = **DTOG_RX** Data Toggle, for reception transfers.

It contains the expected value of the toggle bit (0=DATA0, 1=DATA1) for the next data packet.

The receiver toggles DTOG_RX only if it receives a correct data packet and the packet's data PID matches the receiver sequence bit.

Bits [1:0] = **STAT_RX** [1:0] Status bits, for reception transfers.

These bits contain the information about the endpoint status, which is listed below:

Table 22. Reception status encoding

STAT_RX1	STAT_RX0	Meaning				
0	0	DISABLED: reception transfers cannot be executed.				
0	1	STALL: the endpoint is stalled and all reception requests result in a STALL handshake.				
1	0	NAK : the endpoint is naked and all reception requests result in a NAK handshake.				
1	1	VALID: this endpoint is enabled for reception.				

These bits are written by software, but hardware sets the STAT_RX bits to NAK when a correct transfer has occurred (CTR=1) addressed to this endpoint, so the software has the time to examine the received data before acknowledging a new transaction.

Reception counter register (CNT0RXR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	CNT3	CNT2	CNT1	CNT0

This register contains the allocated buffer size for endpoint 0 reception, setting the maximum number of bytes the related endpoint can receive with the next OUT or SETUP transaction. At the end of a reception, the value of this register is the max size decremented by the number of bytes received (to determine the number of bytes received, the software must subtract the content of this register from the allocated buffer size).

Transmission counter register (CNT0TXR, CNT1TXR, CNT3TXR, CNT4TXR, CNT5TXR)

Read/Write

Reset Value 0000 0000 (00h)

7							0
0	0	0	0	CNT3	CNT2	CNT1	CNT0

This register contains the number of bytes to be transmitted by Endpoint 0, 1, 3, 4 or 5 at the next IN token addressed to it.

Reception counter register (CNT2RXR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	CNT6	CNT5	CNT4	CNT3	CNT2	CNT	CNT0

This register contains the allocated buffer size for endpoint 2 reception, setting the maximum number of bytes the related endpoint can receive with the next OUT transaction.

At the end of a reception, the value of this register is the max size decremented by the number of bytes received (to determine the number of bytes received, the software must subtract the content of this register from the allocated buffer size).

Transmission counter register (CNT2TXR)

Read/Write

Reset Value 0000 0000 (00h)

7							0	
0	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0	

This register contains the number of bytes to be transmitted by Endpoint 2 at the next IN token addressed to it.

Table 23. USB register map and reset values

Address (Hex.)	Register name	7	6	5	4	3	2	1	0
20	USBISTR	CTR	0	SOVR	ERR	SUSP	ESUSP	RESET	SOF
20	Reset Value	0	0	0	0	0	0	0	0
21	USBIMR	CTRM	0	SOVRM	ERRM	SUSPM	ESUSPM	RESETM	SOFM
	Reset Value	0	0	0	0	0	0	0	0
	USBCTLR	RSM	USB_RS T			RESUM E	PDWN	FSUSP	FRES
22	Reset Value	0	0	0	0	0	1	1	0
23	DADDR	0	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
23	Reset Value	0	0	0	0	0	0	0	0
24	USBSR	PID1	PID0	IN /OUT	0	0	EP2	EP1	EP0
24	Reset Value	0	0	0	0	0	0	0	0
	EP0R	CTR0	DTOG_T	STAT_TX	STAT_TX	0	DTOG_R	STAT_RX	STAT_RX
25	Reset Value	0	X 0	1 0	0	0	X 0	0	0
	CNT0RXR		0	0	0	ONITO		_	
26	Reset Value	0	0	0	0	CNT3 0	CNT2 0	CNT1 0	CNT0 0
	CNT0TXR					CNT3	CNT2	CNT1	CNT0
27	Reset Value	0	0	0	0	0	0	0	0
	EP1TXR					CTR_TX	DTOG_T	STAT_TX	STAT_TX
28	Reset Value	0	0	0	0	0	Χ	1	0
	Tiooot value						0	0	0
29	CNT1TXR	0	0	0	0	CNT3	CNT2	CNT1	CNT0
	Reset Value					0	0	0	0
	EP2RXR		•		•	CTR_RX	DTOG_R X	STAT_RX	STAT_RX
2A	Reset Value	0	0	0	0	0	0	1 0	0
	CNT2RXR		CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
2B	Reset Value	0	0	0	0	0	0	0	0

Address Register 7 6 2 0 5 4 3 1 name (Hex.) DTOG_T STAT TX STAT_TX EP2TXR CTR_TX 2C 0 0 0 0 Χ Reset Value 0 0 0 0 CNT2TXR CNT6 CNT5 CNT4 CNT3 CNT2 CNT1 CNT0 2D 0 Reset Value 0 0 0 0 0 0 0 DTOG_T STAT_TX STAT_TX EP3TXR CTR_TX Χ 0 2E 0 0 0 0 1 Reset Value 0 0 0 0 CNT3TXR CNT3 CNT2 CNT1 CNT0 2F 0 0 0 0 Reset Value 0 0 0 0 DTOG T STAT_TX STAT_TX EP4TXR CTR_TX 30 0 0 0 0 Χ 1 0 Reset Value 0 0 0 0 CNT4TXR CNT2 CNT1 CNT0 CNT3 0 0 0 0 31 Reset Value 0 DTOG T STAT TX STAT TX EP5TXR CTR TX 0 0 Χ 0 32 0 0 Reset Value 0 0 0 0 CNT2 CNT1 CNT3 CNT0 CNT5TXR 0 0 33 0 0 0 0 0 0 ERR2 ERR1 ERR0 34 ERRSR 0 0 0 0 0 0 0

Table 23. USB register map and reset values (continued)

12.4 Smartcard interface (CRD)

12.4.1 Introduction

The Smartcard Interface (CRD) provides all the required signals for acting as a smartcard interface device.

The interface is electrically compatible with (and certifiable to) the ISO7816, EMV, GSM and WHQL standards.

Both synchronous (e.g. memory cards) and asynchronous smartcards (e.g. microprocessor cards) are supported.

The CRD generates the required voltages to be applied to the smartcard lines.

The power-off sequence is managed by the CRD.

Card insertion or card removal is detected by the CRD using a card presence switch connected to the external CRDDET pin. If a card is removed, the CRD automatically deactivates the smartcard using the ISO7816 deactivation sequence.

An maskable interrupt is generated when a card is inserted or removed.

Any malfunction is reported to the microcontroller via the Smartcard Interrupt Pending Register (CRDIPR) and Smartcard Status (CRDSR) Registers.

12.4.2 Main features

- Support for ISO 7816-3 standard
- Character mode
- 1 transmit buffer and 1 receive buffer
- 4-MHz fixed card clock
- 11-bit etu (elementary time unit) counter
- 9-bit guardtime counter
- 24-bit general purpose waiting time counter
- Parity generation and checking
- Automatic character repetition on parity error detection in transmission mode
- Automatic retry on parity error detection in reception mode
- Card power-off deactivation sequence generation
- Manual mode for driving the card I/O directly for synchronous protocols

12.4.3 Functional description

Figure 31 gives an overview of the smartcard interface.




Figure 31. Smartcard interface block diagram

Power supply management

Smartcard Power Supply Selection

The Smartcard interface consists of a power supply output on the CRDVCC pin and a set of card interface I/Os which are powered by the same rail.

70/121 Doc ID 8951 Rev 6

The card voltage (CRDVCC) is user programmable via the VCARD [1:0] bits in the CRDCR register (refer to the Smartcard Interface section).

Four card supply voltages can be selected: 5 V, 3 V, 1.8 V or 0 V. The internal step-up converter must be activated to supply the 5 V card voltage. To enable the step-up converter, the user must turn on the PLL by setting the PLL_ON bit in the MISCR4 register. The step-up converter switching frequency is then of 750 kHz (f_{OSC} = 4 MHz).

Current Overload Detection and Card Removal

For each voltage, when an overload current is detected (refer to section 12.4 on page 69), or when a card is removed, the CRDVCC power supply output is directly connected to ground.

I/O driving modes

Smartcard I/Os are driven in two principal modes:

- UART mode (i.e. when the UART bit of the CRDCR register is set)
- Manual mode, driven directly by software using the Smartcard Contact register (i.e. when the UART bit of the CRDCR register is reset).

Card power-on activation must driven by software.

Card deactivation is handled automatically by the Power-off functional state machine hardware.

UART mode

Two registers are connected to the UART shift register: CRDTXB for transmission and CRDRXB for reception. They act as buffers to off-load the CPU.

A parity checker and generator is coupled to the shifter.

Character repetition and retry are supported.

The UART is in reception mode by default and switches automatically to transmission mode when a byte is written in the buffer.

Priority is given to transmission.

Elementary Time Unit Counter

This 11-bit counter controls the working frequency of the UART. The operating frequency of the clock is the same as the card clock frequency (i.e. 4 MHz).

A compensation mode can be activated via the COMP bit of the CRDETU1 register to allow a frequency granularity down to a half-etu.

Note:

The decimal value is limited to a half clock cycle. The bit duration is not fixed. It alternates between n clock cycles and n-1 clock cycles, where n is the value to be written in the CRDETU register. The character duration (10 bits) is also equal to $10*(n - \frac{1}{2})$ clock cycles This is precise enough to obtain the character duration specified by the ISO7816-3 standard.

For example, if F=372 and D=32 (F being the clock rate conversion factor and D the baud rate adjustment), then etu =11.625 clock cycles.

To achieve this clock rate, compensation mode must be activated and the etu duration must be programmed to 12 clock cycles.

The result will be an average character duration of 11.5 clock cycles (for 10 bits).

See Figure 32.

Guardtime counter


The guardtime counter is a 9-bit counter which manages the character frame. It controls the duration between two consecutive characters in transmission.

It is incremented at the etu rate.

No guardtime is inserted for the first character transmitted.

The guardtime between the last byte received from the card and the next byte transmitted by the reader must be handled by software.

Figure 32. Compensation mode



Waiting time counter

The Waiting Time counter is a 24-bit counter used to generate a timeout signal.

The elementary time unit counter acts as a prescaler to the Waiting Time counter which is incremented at the etu rate.

The Waiting Time Counter can be used in both UART mode and Manual mode and acts in different ways depending on the selected mode.

The CRDWT2, CRDWT1 and CRDWT0 are load registers only, the counter itself is not directly accessible.

UART mode

The load conditions are either:

A Start bit is detected while UART bit =1 and the WTEN bit =1.

or

 A write access to the CRDWT2 register is performed while the UART bit = 1 and the WTEN bit = 0. In this case, the Waiting Time counter can be used as a general purpose timer.

In UART mode, if the WTEN bit of the CRDCR register is set, the counter is loaded automatically on start bit detection. Software can change the time out value on-the-fly by writing to the CRDWT registers. For example, in T=1 mode, software must load the Block Waiting Time (BWT) time-out in the CRDWT registers before the start bit of the last transmitted character.

577

Then, after transmission of this last character, signalled by the TXC interrupt, software must write the CWT value (Character Waiting Time) in the CRDWT registers. See example in *Figure 33*.

Manual mode

The load conditions are:

 A write access to the CRDWT2 register is performed while the UART bit = 0 and the WTEN bit = 0

In Manual mode, if the WTEN bit of the CRDCR register is reset, the timer acts as a general purpose timer. The timer is loaded when a write access to the CRDWT2 register occurs. The timer starts when the WTEN bit = 1.

Interrupt generator

The Smartcard Interface has 2 interrupt vectors:

- Card Insertion/Removal Interrupt
- CRD Interrupt

The CRD interrupt is cleared when software reads the CRDIPR register. The Card Insertion/Removal is an external interrupt and is cleared automatically by hardware at the end of the interrupt service routine (IRET instruction).

If an interrupt occurs while the CRDIPR register is being read, the corresponding bit will be set by hardware after the read access is done.




Figure 33. Waiting time counter example

Card detection mechanism

The CRDDET bit in the CRDCR Register indicates if the card presence detector (card switch) is open or closed when a card is inserted. When the CRDIRF bit of the CRDSR is set, it indicates that a card is present.

To be able to power-on the smartcard, card presence is mandatory. Removing the smartcard will automatically start the ISO7816-3 card deactivation sequence (see *Section Card deactivation sequence*).

There is no hardware debouncing: The CRDIRF bit changes whenever the level on the CRDDET pin changes. The card switch can generate an interrupt which can be used to wake up the device from suspend mode and for software debouncing.

Three different cases can occur:

- The microcontroller is in run mode, waiting for card insertion:
 Card insertion generates an interrupt and the CRDIRF bit in the CRDSR register is set.
 Debouncing is managed by software. After the time required for debouncing, if the
 CRDIRF bit is set, the CRDVCC bit in the CRDCR register is set by software to apply
 the selected voltage to the CRDVCC pin
- The microcontroller is in suspend mode and a card is inserted:
 The ST7 is woken up by the interrupt. The card insertion is then handled in the same way as in the previous case.
- The card is removed:
 - The CRDIRF bit is reset without hardware debouncing
 - A Card Insertion/Removal interrupt is generated, (if enabled by the CRDIRM bit in the MISCR2 register)
 - The CRDVCC bit is immediately reset by hardware, starting the card deactivation sequence.




Figure 34. Card detection block diagram

On-chip peripherals

Card deactivation sequence

This sequence can be activated in two different ways:

- Automatically as soon as the card presence detector detects a card removal (via the CRDIRF bit in the CRDSR register, refer to <Blue HT>Section).
- By software, writing the CRDVCC bit in the CRDCR register, for example:
 - If there is a smartcard current overflow (i.e. when the IOVFF bit in the CRDSR register is set)
 - If the voltage is not within the specified range (i.e. when the VCARDOK bit in the CRDSR register is cleared), but software must clear the CRDVCC bit in the CRDCCR register to start the deactivation sequence.

When the CRDVCC bit is cleared, this starts the deactivation sequence. CRDCLK, CRDIO, CRDC4 and CRDC8 pins are then deactivated as shown in *Figure 35*.




Figure 35. Card deactivation sequence






Figure 36. Card voltage selection and power OFF block diagram





Note: Refer to the Electrical Characteristics section for the values of t_{ON} and t_{OFF}

Figure 38. Card clock selection block diagram



12.4.4 Register description

Smartcard interface control register (CRDCR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0	
CRD RST	CRD DET	VCARD 1	VCARD 0	U ART	WT EN	C REP	CO NV	

Bit 7 = CRDRST Smartcard Interface Reset.

This bit is set by software to reset the UART of the Smartcard interface.

0: No Smartcard UART Reset

1: Smartcard UART Reset

Bit 6 = **CRDDET** Card Presence Detector.

This bit is set and cleared by software to configure the card presence detector switch.

0: Switch open if no card is present

1: Switch closed if no card is present

Bits [5:4] = **VCARD[1:0]** Card voltage selection.

These bits select the card voltage.

Bit 1	Bit 0	Vcard
0	0	0V
0	1	1.8V
1	0	3V
1	1	5V

Bit 3 = **UART** *UART Mode Selection*.

This bit is set and cleared by software to select UART or manual mode.

0: CRDIO pin is a copy of the CRDIO bit in the CRDCCR register (Manual mode).

1: CRDIO pin is the output of the smartcard UART (UART mode).

Caution: Before switching from Manual mode to UART mode, software must set the CRDIO bit in the CRDCCR register.

Bit 2 = WTEN Waiting Time Counter enable.

0: Waiting Time counter stopped. While WTEN = 0, a write access to the CRDWT2 register loads the Waiting time counter with the load value held in the CRDWT0, CRDWT1 and CRDWT2 registers.

1: Start counter. In UART mode, the counter is automatically reloaded on start bit detection.

Bit 1 = **CREP** Automatic character repetition in case of parity error.

0: In reception mode: no parity error signal indication (no retry on parity error). In transmission mode: no error signal processing. No retransmission of a refused character on parity error.

1: Automatic parity management:

In transmission mode: up to 4 character repetitions on parity error.

In reception mode: up to 4 retries are made on parity error.

The PARF parity error flag is set by hardware if a parity error is detected.

If the transmitted character is refused, the PARF bit is set (but the TXCF bit is reset) and an interrupt is generated if the PARM bit is set.

Note: If CREP=1, the PARF flag is set at the 5th error (after 4 character repetitions or 4 retries).

If CREP=0, the PARF bit is set after the first parity error.

Bit 0 = **CONV** ISO convention selection.

0: Direct convention, the B0 bit (LSB) is sent first, a '1' is a level 1 on the Card I/O pin, the parity bit is added after the B7 bit.

1: Inverse convention, the B7 bit (MSB) is sent first, a '1' is a level 0 on Card I/O pin, the parity bit is added after the B0 bit.

Note:

To detect the convention used by any card, apply the following rule. If a card uses the convention selected by the reader, an RXC event occurs at answer to reset. Otherwise a parity error also occurs.

Smartcard interface status register (CRDSR)

Read only (Read/Write on some bits)

Reset Value: 1000 0000 (80h)

7								0
TXB	EF	CRD IRF	IOVF	VCARD OK	WTF	TXCF	RXCF	PAR F

Bit 7 = TxBEF Transmit Buffer Empty Flag.

- Read only
- 0: Transmit buffer is not empty
- 1: Transmit buffer is empty

Bit 6 = CRDIRF Card Insertion/Removal Flag.

- Read only
- 0: No card is present
- 1: A card is present

Bit 5 = IOVF Card Overload Current Flag.

- Read only
- 0: No card overload current
- 1: Card overload current

Bit 4 = VCARDOK Card voltage status Flag.

- Read only
- 0: The card voltage is not in the specified range
- 1: The card voltage is within the specified range

Bit 3 = WTF Waiting Time Counter overflow Flag.

- Read only
- 0: The WT Counter has not reached its maximum value
- 1: The WT Counter has reached its maximum value

Bit 2 = TXCF Transmitted character Flag.

- Read/Write

This bit is set by hardware and cleared by software.

- 0: No character transmitted
- 1: A character has been transmitted

Bit 1 = **RXCF** Received character Flag.

- Read only

This bit is set by hardware and cleared by hardware when the CRDRXB buffer is read.

- 0: No character received
- 1: A character has been received

Bit 0 = PARF Parity Error Flag.

- Read/Write

This bit is set by hardware and cleared by software.

0: No parity error

1: Parity error

Note:

When a character is received, the RXCF bit is always set. When a character is received with a parity error, the PARF bit is also set.

Smartcard contact control register (CRDCCR)

Read/Write

Reset Value: 00xx xx00 (xxh)

7							0	
CLK SEL	-	CRD C8	CRD C4	CRD IO	CRD CLK	CRD RST	CRD VCC	ı

Note:

To modify the content of this register, the LD instruction must be used (do not use the BSET and BRES instructions).

Bit 7 = CLKSEL Card clock selection.

This bit is set and cleared by software.

0: The signal on the CRDCLK pin is a copy of the CRDCLK bit.

1: The signal on the CRDCLK pin is a 4MHz frequency clock.

Note:

To start the clock at a known level, the CRDCLK bit should be changed before the CLKSEL bit.

Bit 6 = Reserved, must be kept cleared.

Bit $5 = CRDC8 \ CRDC8 \ pin \ control.$

Reading this bit returns the value present on the CRDC8 pin. Writing this bit outputs the bit value on the pin.

Bit 4 = **CRDC4** *CRDC4 pin control*

Reading this bit returns the value present on the CRDC4 pin. Writing this bit outputs the bit value on the pin.

Bit 3 = **CRDIO** *CRDIO pin control*.

This bit is active only if the UART bit in the CRDCR Register is reset. Reading this bit returns the value present on the CRDIO pin.

If the UART bit is reset:

- Writing "0" forces a low level on the CRDIO pin
- Writing "1" forces the CRDIO pin to open drain Hi-Z.

Bit 2 = CRDCLK CRDCLK pin control

This bit is active only if the CLKSEL bit of the CRDCCR register is reset. Reading this bit returns the value present in the register (not the CRDCLK pin value).

When the CLKSEL bit is reset:

0: Level 0 to be applied on CRDCLK pin.

1: Level 1 to be applied on CRDCLK pin.

Note:

To ensure that the clock stops at a given value, write the desired value in the CRDCLK bit prior to changing the CLKSEL bit from 1 to 0.

Bit 1 = **CRDRST** *CRDRST pin control*.

Reading this bit returns the value present on the CRDRST pin. Writing this bit outputs the bit value on the pin.


Bit 0 = CRDVCC CRDVCC Pin Control.

This bit is set and cleared by software and forced to 0 by hardware when no card is present (CRDIRF bit=0).

0: No voltage to be applied on the CRDVCC pin.

1: The selected voltage must be applied on the CRDVCC pin.

Figure 39. Smartcard I/O pin structure



Smartcard elementary time unit register (CRDETUx)

CRDETU1 Read/Write

Reset Value: 0000 0001 (01h)

7							0
COMP	0	0	0	0	ETU10	ETU9	ETU8

Bit 7 = **COMP** Elementary Time Unit Compensation.

0: Compensation mode disabled.

1: Compensation mode enabled. To allow non integer value, one clock cycle is subtracted from the ETU value on odd bits. See *Figure 32*.

Bit [6:3] = Reserved

Bits 2:0 = ETU [10:8] ETU value in card clock cycles.

Writing CRDETU1 register reloads the ETU counter.

CRDETU0

Read/Write

Reset Value: 0111 0100 (74h)

7							0
ETU7	ETU6	ETU5	ETU4	ETU3	ETU2	ETU1	ETU0

Bits 7:0 = ETU [7:0] ETU value in card clock cycles.

Note: The value of ETU [10:0] must in the range 12 to 2047. To write 2048, clear all the bits.

Guardtime register (CRDGTx)

CRDGT1 Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	0	GT8

CRDGT0

Read/Write

Reset Value: 0000 1100 (0Ch)

7							0
GT7	GT6	GT5	GT4	GT3	GT2	GT1	GT0

Software writes the Guardtime value in this register. The value is loaded at the end of the current Guard period.

GT: Guard Time: Minimum time between two consecutive start bits in transmission mode. Value expressed in Elementary Time Units (from 11 to 511).

The Guardtime between the last byte received from the card and the next byte transmitted by the reader must be handled by software.

Character waiting time register (CRDWTx)

CRDWT2

Read/Write

Reset Value: 0000 0000 (00h) ·

7							0
WT 23	WT						
W1 23	22	21	20	19	18	17	16

CRDWT1

Read/Write

Reset Value: 0010 0101 (25h)

7							0	
WT	WT	WT	WT	WT	WT	WT9	WT8	
15	14	13	12	11	10			

CRDWT0

Read/Write

Reset Value: 1000 0000 (80h)

7							0	
WT 7	WT6	WT5	WT4	WT3	WT2	WT1	WT0]

WT: Character waiting time value expressed in ETU (0 / 16777215).

The CRDWT0, CRDWT1 and CRDWT2 registers hold the load value of the Waiting Time counter.

Note: A read operation does not return the counter value.

This counter can be used as a general purpose timer.

If the WTEN bit of the CRDCR register is reset, the counter is reloaded when a write access in the CRDWT2 register occurs. It starts when the WTEN bit is set.

If the WTEN bit in the CRDCR register is set and if UART mode is activated, the counter acts as an autoreload timer. The timer is reloaded when a start bit is sent or detected. An interrupt is generated if the timer overflows between two consecutive start bits.

Note: When loaded with a 0 value, the Waiting Time counter stays at 0 and the WTF bit = 1.

Smartcard interrupt enable register (CRDIER)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
TXBEM	-	IOVFM	VCRDM	WTM	TXCM	RXCM	PARM

Bit 7 = **TXBEM** *Transmit buffer empty interrupt mask.*

This bit is set and cleared by software to enable or disable the TXBE interrupt.

0: TXBE interrupt disabled

1: TXBE interrupt enabled

Bit 6 = Reserved.

Bit 5 = **IOVFM** Card Overload Current Interrupt Mask.

This bit is set and cleared by software to enable or disable the IOVF interrupt.

0: IOVF interrupt disabled

1: IOVF interrupt enabled

Bit 4= VCRDM Card Voltage Error Interrupt Mask.

This bit is set and cleared by software to enable or disable the VCRD interrupt.

0: VCRD interrupt disabled

1: VCRD interrupt enabled

Bit 3 = WTM Waiting Timer Interrupt Mask.

This bit is set and cleared by software to enable or disable the Waiting Timer overflow interrupt.

0: WT interrupt disabled

1: WT interrupt enabled

Bit 2 = TXCM Transmitted Character Interrupt Mask

This bit is set and cleared by software to enable or disable the TXC interrupt.

0: TXC interrupt disabled

1: TXC interrupt enabled

Bit 1 = RXCM Received Character Interrupt Mask

This bit is set and cleared by software to enable or disable the RXC interrupt.

0: RXC interrupt disabled

1: RXC interrupt enabled

Bit 0 = PARM Parity Error Interrupt. Mask

This bit is set and cleared by software to enable or disable the parity error interrupt for parity error.

0: PAR interrupt disabled

1: PAR error interrupt enabled

Smartcard interrupt pending register (CRDIPR)

Read Only

Reset Value: 0000 0000 (00h)

7							0	
TXBEP	-	IOVFP	VCRDP	WTP	TXCP	RXCP	PARP	

This register indicates the interrupt source. It is cleared after a read operation.

Bit 7 = **TXBEP** Transmit buffer empty interrupt pending.

This bit is set by hardware when a TXBE event occurs and the TXBEM bit is set.

0: No TXBE interrupt pending

1: TXBE interrupt pending

Bit 6 = Reserved.

Bit 5 = IOVF Card Overload Current interrupt pending.

This bit is set by hardware when a IOVF event occurs and the IOVFM bit is set.

0: No IOVF interrupt pending

1: IOVF interrupt pending

Bit 4 = **VCRDP** Card Voltage Error interrupt pending.

This bit is set by hardware when the VCARDOK bit goes from 1 to 0 while the VCRDM bit is set.

0: No VCRD interrupt pending.

1: VCRD interrupt pending.

Bit 3 = WTP Waiting Timer Overflow interrupt pending.

This bit is set by hardware when a WTP event occurs and the WTPM bit is set.

0: No WT interrupt pending

1: WT interrupt pending

Bit 2 = **TXCP** Transmitted character interrupt pending.

This bit is set by hardware when a character is transmitted and the TXCM bit is set. It indicates that the CRDTXB buffer can be loaded with the next character to be transmitted.

0: No TXC interrupt pending

1: TXC interrupt pending

Bit 1 = **RXCP** Received character interrupt pending.

This bit is set by hardware when a character is received and the RXCM bit is set. It indicates that the CRDRXB buffer can be read.

0: No RXC interrupt pending

1: RXC interrupt pending

Bit 0 = **PARP** Parity Error interrupt pending.

This bit is set by hardware when a PAR event occurs and the PARM bit is set.

0: No PAR interrupt pending

1: PAR interrupt pending

Smartcard transmit buffer (CRDTXB)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0

This register is used to send a byte to the smartcard.

Smartcard receive buffer (CRDRXB)

Read

Reset Value: 0000 0000 (00h)

7							0
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0

This register is used to receive a byte from the smartcard.

Table 24. Register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
00	CRDCR Reset Value	CRDRS T 0	DETCN F 0	VCAR D1 0	VCARD 0 0	UART 0	WTEN 0	CREP 0	CONV 0
01	CRDSR Reset Value	TXBEF 1	CRDIR F 0	IOVF 0	VCARD OK 0	WTF 0	TXCF 0	RXCF 0	PARF 0
02	CRDCCR Reset Value	CLKSEL 0	- 0	CRDC 8 x	CRDC4	CRDIO x	CRDCL K 0	CRDRS T x	CRDVC C 0
03	CRDETU1 Reset Value	COMP 0	- 0	- 0	- 0	0	ETU10 1	ETU9 0	ETU8 0
04	CRDETU0 Reset Value	ETU7 0	ETU6 1	ETU5 1	ETU4 1	ETU3 0	ETU2 1	ETU1 0	ETU0 0

Table 24. Register map and reset values (continued)

Table 24.	riogioto	ster map and reset values (continued)							
Address (Hex.)	Register label	7	6	5	4	3	2	1	0
05	CRDGT1 Reset Value	- 0	- 0	- 0	- 0	- 0	- 0	- 0	GT8 0
06	CRDGT0 Reset Value	GT7 0	GT6 0	GT5 0	GT4 0	GT3 1	GT2 1	GT1 0	GT0 0
07	CRDWT2 Reset Value	WT23 0	WT22 0	WT21 0	WT20 0	WT19 0	WT18 0	WT17 0	WT16 0
08	CRDWT1 Reset Value	WT15 0	WT14 0	WT13 1	WT12 0	WT11 0	WT10 1	WT9 0	WT8 1
09	CRDWT0 Reset Value	WT7 1	WT6 0	WT5 0	WT4 0	WT3 0	WT2 0	WT1 0	WT0 0
0A	CRDIER Reset Value	TXBEM 0	- 0	IOVM 0	VCRDM 0	WTM 0	TXCM 0	RXCM 0	PARM 0
0B	CRDIPR Reset Value	TXBEP 0	- 0	IOVP 0	VCRDP	WTP 0	TXCP 0	RXCP 0	PARP 0
0C	CRDTXB Reset Value	TB7 0	TB6 0	TB5 0	TB4 0	TB3 0	TB2 0	TB1 0	TB0 0
0D	CRDRXB Reset Value	RB7 0	RB6 0	RB5 0	RB4 0	RB3 0	RB2 0	RB1 0	RB0 0

13 Instruction set

13.1 CPU addressing modes

The CPU features 17 different addressing modes which can be classified in 7 main groups:

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The CPU Instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64-Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h - 00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

Table 25. CPU addressing mode overview

	Mode		Syntax	Destination	Pointer address	Pointer size (Hex.)	Length (bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1

88/121 Doc ID 8951 Rev 6

Table 25. CPU addressing mode overview (continued)

	Mode		Syntax	Destination	Pointer address	Pointer size (Hex.)	Length (bytes)
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

13.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Power Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

13.1.2 Immediate

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate instruction	Function
LD	Load
CP	Compare
ВСР	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

13.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two sub-modes:

Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

13.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

13.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

90/121 Doc ID 8951 Rev 6

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

13.1.6 Indirect indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

Indirect indexed (Short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect indexed (Long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 26. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

Long and short instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Subtractions operations
ВСР	Bit Compare

Short instructions only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations

BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

13.1.7 Relative mode (Direct, Indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Available relative direct/indirect instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two sub-modes:

Relative (Direct)

The offset is following the opcode.

Relative (Indirect)

The offset is defined in memory, which address follows the opcode.

13.2 Instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

LD	CLR						
PUSH	POP	RSP					
INC	DEC						
СР	TNZ	ВСР					
AND	OR	XOR	CPL	NEG			
BSET	BRES						
BTJT	BTJF						
ADC	ADD	SUB	SBC	MUL			
SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
JRxx							
TRAP	WFI	HALT	IRET				
SIM	RIM	SCF	RCF				
	PUSH INC CP AND BSET BTJT ADC SLL JRA JRXX TRAP	PUSH POP INC DEC CP TNZ AND OR BSET BRES BTJT BTJF ADC ADD SLL SRL JRA JRT JRXX TRAP WFI	PUSH POP RSP INC DEC CP TNZ BCP AND OR XOR BSET BRES BTJT BTJF ADC ADD SUB SLL SRL SRA JRA JRT JRF JRXX TRAP WFI HALT	PUSH POP RSP INC DEC	PUSH POP RSP	PUSH POP RSP	PUSH POP RSP

Using a pre-byte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2End of previous instruction

PC-1Prebyte

PCopcode

PC+1Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91Replace an instruction using X indirect indexed addressing mode by a Y one.

Table 27. Instruction set overview

Mnemo	Description	Function/ Example	Dst	Src	l1	н	10	N	z	С
ADC	Add with Carry	A = A + M + C	Α	М		Н		N	Z	С
ADD	Addition	A = A + M	Α	М		Н		N	Z	С
AND	Logical And	A = A . M	Α	М				N	Z	
ВСР	Bit compare A, Memory	tst (A . M)	А	М				N	Z	
BRES	Bit Reset	bres Byte, #3	М							
BSET	Bit Set	bset Byte, #3	М							
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М							С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М							С
CALL	Call subroutine									
CALLR	Call subroutine relative									
CLR	Clear		reg, M					0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М				N	Z	С

Table 27. Instruction set overview (continued)

Mnemo	Description	Function/	Dst	Src	11	н	10		N
		Example							
CPL	One Complement	A = FFH-A	reg, M					N	
DEC	Decrement	dec Y	reg, M					Ν	
HALT	Halt				1		0		
IRET	Interrupt routine return	Pop CC, A, X, PC			l1	Н	10	N	
INC	Increment	inc X	reg, M					Ν	
JP	Absolute Jump	jp [TBL.w]							
JRA	Jump relative always								
JRT	Jump relative								
JRF	Never jump	jrf *							
JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)							
JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)							
JRH	Jump if H = 1	H = 1 ?							
JRNH	Jump if H = 0	H = 0 ?							
JRM	Jump if I1:0 = 11	I1:0 = 11 ?							
JRNM	Jump if I1:0 <> 11	l1:0 <> 11 ?							
JRMI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if $Z = 1$ (equal)	Z = 1 ?							
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1 ?							
JRNC	Jump if C = 0	C = 0 ?							
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if C = 0	Jmp if unsigned >=							
JRUGT	Jump if $(C + Z = 0)$	Unsigned >							

Mnemo	Description	Function/ Example	Dst	Src	l1	Н	10	N	z	С
JRULE	Jump if $(C + Z = 1)$	Unsigned <=								
LD	Load	dst <= src	reg, M	M, reg				N	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A		0				0
NEG	Negate (2's compl)	neg \$10	reg, M					N	Z	С
NOP	No Operation									
OR	OR operation	A = A + M	Α	М				N	Z	
POP	Pop from the Stack	pop reg	reg	М						
FOF	rop nom the Stack	pop CC	CC	М	l1	Н	10	N	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC						
RCF	Reset carry flag	C = 0								0
RET	Subroutine Return									
RIM	Enable Interrupts	I1:0 = 10 (level 0)			1		0			
RLC	Rotate left true C	C <= A <= C	reg, M					N	Z	С
RRC	Rotate right true C	C => A => C	reg, M					N	Z	С
RSP	Reset Stack Pointer	S = Max allowed								
SBC	Subtract with Carry	A = A - M - C	Α	M				N	Z	С
SCF	Set carry flag	C = 1								1
SIM	Disable Interrupts	I1:0 = 11 (level 3)			1		1			
SLA	Shift left Arithmetic	C <= A <= 0	reg, M					N	Z	С
SLL	Shift left Logic	C <= A <= 0	reg, M					N	Z	С
SRL	Shift right Logic	0 => A => C	reg, M					0	Z	С
SRA	Shift right Arithmetic	A7 => A => C	reg, M					Ν	Z	С
SUB	Subtraction	A = A - M	Α	M				N	Z	С
SWAP	SWAP nibbles	A7-A4 <=> A3- A0	reg, M					Ν	Z	
TNZ	Test for Neg & Zero	tnz lbl1						N	Z	
TRAP	S/W trap	S/W interrupt			1		1			
WFI	Wait for Interrupt				1		0			
XOR	Exclusive OR	A = A XOR M	Α	М				N	Z	

14 Electrical characteristics

14.1 Absolute maximum ratings

This product contains devices for protecting the inputs against damage due to high static voltages, however it is advisable to take normal precautions to avoid applying any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that V_I and V_O be higher than V_{SS} and lower than V_{DD} . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level (V_{DD} or V_{SS}).

Power Considerations. The average chip-junction temperature, T_J , in Celsius can be obtained from:

 $T_J = TA + PD \times RthJA$

Where: T_A =Ambient Temperature.

RthJA = Package thermal resistance junction-to ambient).

 $P_D = P_{INT} + P_{PORT}$

 $P_{INT} = I_{DD} \times V_{DD}$ (chip internal power).

P_{PORT} =Port power dissipation determined by the user)

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating for extended periods may affect device reliability.

Symbol	Ratings	Value	Unit
V _{DD} - V _{SS}	Supply voltage	6.0	V
V _{IN}	Input voltage	V_{SS} - 0.3 to V_{DD} + 0.3	V
V _{OUT}	Output voltage	V_{SS} - 0.3 to V_{DD} + 0.3	V
ESD	ESD susceptibility	2000	V
ESDCard	ESD susceptibility for card pads	4000	V
I _{VDD_i}	Total current into V _{DD_i} (source)	250	mA
I _{VSS_i}	Total current out of V _{SS_i} (sink)	250	111/4

Warning:

Direct connection to V_{DD} or V_{SS} of the I/O pins could damage the device in case of program counter corruption (due to unwanted change of the I/O configuration). To guarantee safe conditions, this connection has to be done through a typical $10 \text{K}\Omega$ pull-up or pull-down resistor.

96/121 Doc ID 8951 Rev 6

Symbol Ratings Value Unit Package thermal resistanceLQFP64 60 80 °C/W R_{thJA} SO24 QFN24 42 °С T_{Jmax} Max. junction temperature 150 °С T_{STG} Storage temperature range -65 to +150 Power dissipationQFN24 600 $\mathsf{PD}_{\mathsf{max}}$ mW SO24 500

Table 28. Thermal characteristics

14.2 Recommended operating conditions

	GENERAL								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V _{DD}	Supply voltage		4.0		5.5	V			
fOSC	External clock source			4		MHz			
T _A	Ambient temperature range		0		70	°C			

(Operating conditions $T_A = 0$ to $+70^{\circ}$ C unless otherwise specified)

Table 29. Current injection on i/o port and control pins

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{INJ+}	Total positive injected current ^(1,2)	V _{EXTERNAL} > V _{DD} (Standard I/Os) V _{EXTERNAL} > V _{CRDVCC} (Smartcard I/Os)			20	mA
I _{INJ-}	Total negative injected current (3)	V _{EXTERNAL} < V _{SS} Digital pins Analog pins			20	mA

Note: Positive injection

The IINJ+ is done through protection diodes insulated from the substrate of the die. For SmartCard I/Os, VCRDVCC has to be considered.

Negative injection

The I_{INJ^-} is done through protection diodes NOT INSULATED from the substrate of the die. The drawback is a small leakage (few μ A) induced inside the die when a negative injection is performed. This leakage is tolerated by the digital structure, but it acts on the analog line according to the impedance versus a leakage current of few μ A (if the MCU has an AD converter). The effect depends on the pin which is submitted to the injection. Of course, external digital signals applied to the component must have a maximum impedance close to $50 \mathrm{K}\Omega$

Location of the negative current injection:

Pure digital pins can tolerate 1.6mA. In addition, the best choice is to inject the current as far as possible from the analog input pins.

Note:

When several inputs are submitted to a current injection, the maximum I_{INJ} is the sum of the positive (resp. negative) currents (instantaneous values).

 $(T_A=0 \text{ to } +70^{\circ}\text{C}, V_{DD}-V_{SS}=5.5\text{V} \text{ unless otherwise specified})$

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
	Supply current in RUN mode 1) fosc = 4MHz		10	15	mA	
	Supply current in WAIT mode ²⁾	IOSC = 4IVIFIZ		3	9	mA
I _{DD}	Supply current in suspend mode	External I _{LOAD} = 0mA (USB transceiver enabled)			500	^
	Supply current in HALT mode	External I _{LOAD} = 0mA (USB transceiver disabled)		50	100	μА

Note:

CPU running with memory access, all I/O pins in input mode with a static value at V_{DD} or V_{SS} ; clock input (OSCIN) driven by external square wave.

All I/O pins in input mode with a static value at V_{DD} or V_{SS} ; clock input (OSCIN) driven by external square wave.

T = 0... +70°C, voltages are referred to V_{SS} unless otherwise specified:

Table 30. I/O port pins

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	V _{DD} =5V			0.3xV _{DD}	
V _{IH}	Input high level voltage	V _{DD} =5V	0.7xV _D			V
V _{HYS}	Schmidt trigger voltage hysteresis 1)			400		mV
V -	Output low level voltage	I=-5mA			1.3	
V _{OL}	for Standard I/O port pins	I=-2mA			0.4	V
V _{OH}	Output high level voltage	I=3mA	V _{DD} - 0.8			
IL	Input leakage current	V _{SS} <v<sub>PIN<v<sub>DD</v<sub></v<sub>			1	μΑ
R _{PU}	Pull-up equivalent resistor		50	90	170	ΚΩ

Table 30. I/O port pins (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{OHL}	Output high to low level fall time for high sink I/O port pins (Port D) 2)		6	8	13	
t _{OHL}	Output high to low level fall time for standard I/O port pins (Port A, B or C) ²⁾	C _I =50pF	18		23	ns
t _{OLH}	Output L-H rise time (Port D) 2)		7	9	14	
t _{OLH}	Output L-H rise time for standard I/O port pins (Port A, B or C) ²⁾		19		28	
t _{ITEXT}	External interrupt pulse time		1			t _{CPU}

Note:

Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

Guaranteed by design, not tested in production.

Table 31. LED pins

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Lsink}	Low current	Vpad > V _{DD} -2.4	2		4	
I _{Lsink}		Vpad > V _{DD} -2.4 for ROM device	5	6	8.4	mA
	High current	Vpad > V _{DD} -2.4 for FLASH device	5	7	8.4	

14.3 Supply and reset characteristics

(T = 0 to +70 $^{\circ}$ C, V_{DD} - V_{SS} = 5.5V unless otherwise specified)

Table 32. Low voltage detector and supervisor (LVDS)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IT+}	Reset release threshold (V _{DD} rising)			3.7	3.9	V
V _{IT-}	Reset generation threshold (V _{DD} falling)		3.3	3.5		V
V _{hys}	Hysteresis V _{IT+} - V _{IT-} ¹⁾			200		mV
V _{tPOR}	V _{DD} rise time rate ¹⁾		20			ms/V

Note:

Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

14.4 Clock and timing characteristics

14.4.1 General timings

(Operating conditions $T_A = 0$ to $+70^{\circ}$ C unless otherwise specified)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
t _{c(INST)}	Instruction cycle time		2	3	12	t _{CPU}
		f _{CPU} =4MHz	500	750	3000	ns
t _{v(IT)}	Interrupt reaction time (2)		10		22	t _{CPU}
	$t_{v(IT)} = \Delta t_{c(INST)} + 10$	f _{CPU} =4MHz	2.5		5.5	μS


^{1.} Data based on typical application software.

14.4.2 External clock source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OSCINH}	OSCIN input pin high level voltage		0.7xV _D		V_{DD}	V
V _{OSCINL}	OSCIN input pin low level voltage	see Figure 40	V _{SS}		0.3xV _D	V
$\begin{matrix} t_{w(\text{OSCINH})} \\ t_{w(\text{OSCINL})} \end{matrix}$	OSCIN high or low time (1)	see Figure 40	15			ns
$t_{r(OSCIN)} \ t_{f(OSCIN)}$	OSCIN rise or fall time (1)				15	115
Ι _L	OSCx Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$		·	±1	μΑ

^{1.} Data based on design simulation and/or technology characteristics, not tested in production.

Figure 40. Typical application with an external clock source



100/121 Doc ID 8951 Rev 6

Time measured between interrupt event and interrupt vector fetch. Δt_{c(INST)} is the number of t_{CPU} cycles needed to finish the current instruction execution.

 $^{^{\}star}$ Δt_{INST} is the number of t_{CPU} to finish the current instruction execution.

14.4.3 Crystal resonator oscillators

The ST7 internal clock is supplied with one Crystal resonator oscillator. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{OSC}	Oscillator Frequency (1)	MP: Medium power oscillator			4		MHz
R _F	Feedback resistor			90		150	kΩ
C _{L1} C _{L2}	Recommended load capacitances versus equivalent serial resistance of the crystal resonator (R _S)	See Table 6: Recommended values for 4 MHz crystal resonator on page 28	(MP oscillator)	22		56	pF
i ₂	OSCOUT driving current	V _{DD} =5V V _{IN} =V _{SS}	(MP oscillator)	1.5		3.5	mA


The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value. Refer to crystal resonator manufacturer for more details.

Table 33. Typical crystal resonator

Oscil.	R	eference	Freq.	Characteristic ⁽¹⁾		C _{L2} [pF]	t _{SU(osc)} [ms] ⁽²⁾
Crystal W	JAUCH	SS3-400-30- 30/30	4MHz	Δf_{OSC} =[±30ppm _{25°C} ,±30ppm _{ΔTa}], Typ. R_S =60 Ω	33	33	7~10

^{1.} Resonator characteristics given by the crystal resonator manufacturer.

Figure 41. Typical application with a crystal resonator



^{2.} $t_{SU(OSC)}$ is the typical oscillator start-up time measured between V_{DD} =2.8V and the fetch of the first instruction (with a quick V_{DD} ramp-up from 0 to 5V (<50 μ s).

14.5 Memory characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

14.5.1 RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{RM}	Data retention mode (1)	HALT mode (or RESET)	2			V

Minimum V_{DD} supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Not tested in production.

14.5.2 FLASH memory

Operating Conditions: f_{CPU} = 8 MHz


Table 34. Dual voltage flash memory (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Read mode			8	
f _{CPU}	Operating Frequency	Write / Erase mode, T _A =25°C			8	MHz
V _{PP}	Programming Voltage	$4.0V \le V_{DD} \le 5.5V$	11.4		12.6	V
I _{PP}	V _{PP} Current	Write / Erase			30	mA
t _{VPP}	Internal V _{PP} Stabilization Time			10		μs
t _{RET}	Data Retention	T _A ≤ 55°C	40			years
N _{RW}	Write Erase Cycles	T _A =25°C	100			cycles

^{1.} Refer to the Flash Programming Reference Manual for the HDFlash typical programming and erase timing values.

Warning: Do not connect 12V to V_{PP} before V_{DD} is powered on, as this may damage the device.

Figure 42. Two typical applications with V_{PP} pin¹⁾



102/121 Doc ID 8951 Rev 6

Smartcard supply supervisor electrical characteristics 14.6

(T_A = 0... +70°C, 4.0 < V_{DD} - V_{SS} < 5.5V unless otherwise specified) **Smartcard supply supervisor**

Table 35.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	5V regulator out	tput (for IEC7816-3 C	Class A Cards)	1	<u> </u>	1
V _{CRDVCC}	SmartCard Power Supply Voltage		4.6	5.0	5.5	V
I _{SC}	SmartCard Supply Current				55	mA
I _{OVDET}	Current Overload Detection				120 ⁽¹⁾	mA
t _{IDET}	Detection time on Current Overload		170 (1)		1400 (1)	μs
t _{OFF}	V _{CRDVCC} Turn off Time (see <i>Figure 37</i>)	C _{LOADmax} ≤ 4.7uF			750	μs
t _{ON}	V _{CRDVCC} Turn on Time (see <i>Figure 37</i>)	C _{LOADmax} ≤ 4.7uF		150	500	μs
V _{CRDVCC}	V _{CARD} above minimum supply voltage		4.52 (1)		4.76 (1)	V
I _{VDD}	V _{DD} supply current	(2)			100	mA
	3V regulator out	tput (for IEC7816-3 C	Class B Cards)			
V _{CRDVCC}	SmartCard Power Supply Voltage		2.7	3.0	3.3	V
I _{SC}	SmartCard Supply Current				50	mA
I _{OVDET}	Current Overload Detection				100 (1)	mA
t _{IDET}	Detection time on Current Overload		170 (1)		1400 (1)	us
t _{OFF}	V _{CRDVCC} Turn off Time (see <i>Figure 37</i>)	C _{LOADmax} ≤4.7uF			750	us
t _{ON}	V _{CRDVCC} Turn on Time (see <i>Figure 37</i>)	C _{LOADmax} ≤ 4.7uF		150	500	μs
	1.8V regulator ou	utput (for IEC7816-3	Class C Cards)			
V _{CRDVCC}	SmartCard Power Supply Voltage		1.65		1.95	V
I _{SC}	SmartCard Supply Current				20	mA
I _{OVDET}	Current Overload Detection				100 (1)	mA
t _{IDET}	Detection time on Current Overload		170 (1)		1400 (1)	us
t _{OFF}	V _{CRDVCC} Turn off Time (see <i>Figure 37</i>)	C _{LOADmax} ≤ 4.7uF			750	us
t _{ON}	V _{CRDVCC} Turn on Time (see <i>Figure 37</i>)	C _{LOADmax} ≤ 4.7uF		150	500	μs
		Smartcard CLKPin				
V_{OL}	Output Low Level Voltage	I=-50uA	-	-	0.4 (3)	V
V _{OH}	Output High Level Voltage	I=50uA	V _{CRDVCC} -0.5	-	-	V
	The state of the s	i .	1	1		

Table 35. Smartcard supply supervisor (continued)

14510 00.	Table 33. Smartcard supply supervisor (continued)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
T _{OHL}	Output H-L Fall Time (1)	C _l =30pF	-		20	ns		
T _{OLH}	Output L-H Rise Time (1)	C _l =30pF	-		20	ns		
F _{VAR}	Frequency variation (1)		-		1	%		
F _{DUTY}	Duty cycle ⁽¹⁾		45		55	%		
P _{OL}	Signal low perturbation (1)		-0.25		0.4	V		
P _{OH}	Signal high perturbation (1)		v _{CRDVCC} -0.5		v _{CRDVCC} +0.25	V		
I _{SGND}	Short-circuit to Ground (1)			15		mA		
		Smartcard I/O Pin						
V _{IL}	Input Low Level Voltage		-	-	0.5 (3)	V		
V _{IH}	Input High Level Voltage		0.6V _{CRDVCC}	-	-	٧		
V _{OL}	Output Low Level Voltage	I=-0.5mA	-	-	0.4 (3)	V		
V _{OH}	Output High Level Voltage	I=20uA	0.8V _{CRDVCC}	-	V _{CRDVCC} (3)	٧		
ΙL	Input Leakage Current (1)	V _{SS} <v<sub>IN<v<sub>SC_PWR</v<sub></v<sub>	-10	-	10	μА		
I _{RPU}	Pull-up Equivalent Resistance	V _{IN} =V _{SS}		24	30	ΚΩ		
T _{OHL}	Output H-L Fall Time (1)	C _l =30pF	-		0.8	us		
T _{OLH}	Output L-H Rise Time (1)	C _l =30pF	-		0.8	us		
I _{SGND}	Short-circuit to Ground (1)			15		mA		
	Smar	tcard RST C4 and C8	Pin		,			
V _{OL}	Output Low Level Voltage	I=-0.5mA	-	-	0.4 (3)	V		
V _{OH}	Output High Level Voltage	I=20uA	V _{CRDVCC} -0.5	-	V _{CRDVCC} (3)	٧		
T _{OHL}	Output H-L Fall Time (1)	C _I =30pF	-		0.8	us		
T _{OLH}	Output L-H Rise Time (1)	C _l =30pF	-		0.8	us		
I _{SGND}	Short-circuit to Ground (1)			15		mA		

^{1.} Guaranteed by design.

^{2.} V_{DD} = 4.75 V, Card consumption = 55mA, CRDCLK frequency = 4MHz, LED with a 3mA current, USB in reception mode and CPU in WFI mode.

^{3.} Data based on characterization results, not tested in production.

14.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

14.7.1 Functional EMS (Electro magnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} =5V, T _A =+25°C, f _{OSC} =8MHz conforms to IEC 1000-4-2	2B
V _{FFTB}	Fast transient voltage burst limits to be applied through 100pF on V _{DD} and V _{DD} pins to induce a functional disturbance	V _{DD} =5V, T _A =+25°C, f _{OSC} =8MHz conforms to IEC 1000-4-4	4B

14.7.2 Electro magnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{OSC} /f _{CPU}]		Unit
			nequency band	4/8MHz	4/4MHz	
	Peak level	V _{DD} =5V, T _A =+25°C, conforming to SAE J 1752/3	0.1MHz to 30MHz	19	18	
S _{EMI}			30MHz to 130MHz	32	27	dBμV
			130MHz to 1GHz	31	26	
			SAE EMI Level	4	3.5	-

Note: Data based on characterization results, not tested in production.

14.7.3 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electro-static discharge (ESD)

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). The Human Body Model is simulated. This test conforms to the JESD22-A114A standard.

Table 36. Absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electro-static discharge voltage (Human Body Model)	T _A =+25°C	2000	V

^{1.} Data based on characterization results, not tested in production.

Static and dynamic latch-up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.
- **DLU**: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in

106/121 Doc ID 8951 Rev 6



dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

Table 37. Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
LU	Static latch-up class	T _A =+25°C	А
DLU	Dynamic latch-up class	V_{DD} =5.5V, f_{OSC} =4MHz, T_A =+25°C	А

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

14.8 Communication interface characteristics

14.8.1 USB - Universal bus interface

Table 38. USB DC electrical characteristics

Parameter	Symbol	Conditions	Min.	Max.	Unit
Input Levels:					
Differential Input Sensitivity	VDI	I(D+, D-)	0.2		V
Differential Common Mode Range	VCM	Includes VDI range	0.8	2.5	V
Single Ended Receiver Threshold	VSE		1.3	2.0	V
Output Levels					
Static Output Low	VOL	RL of 1.5K ohms to 3.6v		0.3	V
Static Output High	VOH	RL of 15K ohm to V _{SS}	2.8	3.6	V
USBVCC: voltage level	USBV	V _{DD} =5v	3.00	3.60	V

Note: RL is the load connected on the USB drivers. All the voltages are measured from the local ground potential.

Figure 43. USB: Data signal rise and fall time




Table 39. USB: Full speed electrical characteristics

Parameter	Symbol	Conditions	Min	Max	Unit
Driver characteristics:					
Rise time	tr	⁽¹⁾ CL=50 pF	4	20	ns
Fall Time	tf	Note 1, CL=50 pF	4	20	ns
Rise/ Fall Time matching	trfm	tr/tf	90	110	%
Output signal Crossover Voltage	VCRS		1.3	2.0	V

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to Chapter 7 (Electrical) of the USB specification (version 1.1).


15 Package characteristics

In order to meet environmental requirements, ST offers this device in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.


15.1 Package mechanical data

Figure 44. 64-pin low profile quad flat package (14x14) Dim. Min Typ Max Min Typ Max Α 1.60 A1 0.05 HA H H H H H H H H H H H H H H 0.15 0.006 A2 1.35 1.40 1.45 0.053 0.055 0.057 b 0.30 0.37 0.45 0.012 0.015 0.018 0.09 0.20 0.004 D 16.00 0.630 D1 14.00 0.551 Е 16.00 0.630 E1 14.00 0.551 е 0.80 0.031 θ 0° 3.5° 3.5° 0° 0.60 0.018 0.024 0.039 L1 1.00 Number of Pins N

Figure 45. 24-pin plastic small outline package, 300-mil width



15.2 Recommended reflow oven profile



Refer to JEDEC specification JSTD020D for a description of the recommended reflow oven profile for these packages.

16 Device configuration and ordering information

Each device is available for production in user programmable versions (High Density FLASH) as well as in factory coded versions (ROM/FASTROM).

ST7SCR devices are ROM versions. ST7PSCR devices are Factory Advanced Service Technique ROM (FASTROM) versions: they are factory programmed FLASH devices.

ST7FSCR FLASH devices are shipped to customers with a default content (FFh).

This implies that FLASH devices have to be configured by the customer using the Option Byte while the ROM devices are factory-configured.

16.0.1 Option bytes

The 8 option bits from the Flash are programmed through the static option byte SOB1. The description of each of these 8 bits is given below.

Static option Byte (SOB1)

OPT							OPT
7	6	5	4	3	2	1	0
		WDGSW	NEST	ISOCLK	RETRY	-	FMP_R

OPT7:6 = Reserved

OPT5= WDGSW Hardware or software watchdog

This option bit selects the watchdog type.

0: Hardware (watchdog always activated)

1: Software (watchdog to be activated by software)

OPT4 = **NEST** Interrupt Controller

This bit enables the nested Interrupt Controller.

0: Nested interrupt controller disabled

1: Nested interrupt controller enabled

OPT3 = ISOCLK Clock source selection

0: Card clock is generated by the divider (48MHz/ 12 = 4MHz).

1: Card clock is generated by the oscillator.

OPT2 = RETRY Number of Retries for UART ISO

0: In case of an erroneous transfer, character is transmitted 4 times.

1: In case of an erroneous transfer, character is transmitted 5 times.

OPT1 = Reserved, must be kept at 1.

OPT0 = FMP_R Flash memory read-out protection

Readout protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. This protection is based on read and a write protection of the memory in test modes and ICP mode. Erasing the option bytes when the FMP_R option is selected induce the whole user memory erasing first and the device can be reprogrammed. Refer to the ST7 Flash Programming Reference Manual and *section 4.6 on page 21* for more details.

0: read-out protection enabled

1: read-out protection disabled

16.1 Device ordering information and transfer of customer code

Customer code is made up of the ROM contents and the list of the selected options (if any). The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file in .S19 format generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed OPTION LIST appended. See *Figure 47: ST7SCR microcontroller option list*.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.




Figure 46. Sales type coding rules


Table 40. Ordering information

Sales type ⁽¹⁾	Program memory (bytes)	RAM (bytes)	Package
ST7SCR1R4T1/xxx or ST7SCR1T1/xxx ⁽²⁾	16K ROM		
ST7PSCR1R4T1/xxx	16K FASTROM		LQFP64
ST7FSCR1R4T1	16K Flash	768	
ST7SCR1E4M1/xxx or ST7SCR1M1/xxx ⁽²⁾	16K ROM	700	0001
ST7PSCR1E4M1/xxx	16K FASTROM		SO24
ST7FSCR1E4U1	16K Flash		
ST7SCR1E4U1/xxx (2)	16K ROM		QFN24

^{1.} xxx stands for the ROM or FASTROMcode name assigned by STMicroelectronics.

^{2.} New sales type coding rules for this device configuration exist and are shown without coding for the number of pins and ROM size.

Figure 47. ST7SCR microcontroller option list



16.2 Development tools

Table 41. Development tools

Development tool	Sales type	Remarks
Emulator	ST7MDTS1-EMU2B ⁽¹⁾	
Programming Board	ST7MDTS1-EPB2	

1. ST7MDTS1-EMU2B order code is discontinued.

16.3 ST7 Application notes

Table 42. ST7 Application notes

	Application notes		
Identification	Description		
Application Examples			
AN1658	Serial Numbering Implementation		
AN1720	Managing the Read-out Protection in Flash Microcontrollers		
AN1755	A High Resolution/precision Thermometer Using ST7 and NE555		
AN1756	Choosing a DALI Implementation Strategy with ST7DALI		
AN1812	A High Precision, Low Cost, Single Supply ADC for Positive and Negative Input Voltages		
	Example Drivers		
AN 969	SCI Communication Between ST7 and PC		
AN 970	SPI Communication Between ST7 and EEPROM		
AN 971	I ² C Communication Between ST7 and M24Cxx EEPROM		
AN 972	ST7 Software SPI Master Communication		
AN 973	SCI Software Communication with a PC Using ST72251 16-Bit Timer		
AN 974	Real Time Clock with ST7 Timer Output Compare		
AN 976	Driving a Buzzer Through ST7 Timer PWM Function		
AN 979	Driving an Analog Keyboard with the ST7 ADC		
AN 980	ST7 Keypad Decoding Techniques, Implementing Wake-Up on Keystroke		
AN1017	Using the ST7 Universal Serial Bus Microcontroller		
AN1041	Using ST7 PWM Signal to Generate Analog Output (Sinusoïd)		
AN1042	ST7 Routine for I ² C Slave Mode Management		
AN1044	Multiple Interrupt Sources Management for ST7 MCUs		
AN1045	ST7 S/W Implementation of I ² C Bus Master		
AN1046	UART Emulation Software		
AN1047	Managing Reception Errors with the ST7 SCI Peripherals		
AN1048	ST7 Software LCD Driver		
AN1078	PWM Duty Cycle Switch Implementing True 0% & 100% Duty Cycle		
AN1082	Description of the ST72141 Motor Control Peripherals Registers		
AN1083	ST72141 BLDC Motor Control Software and Flowchart Example		
AN1105	ST7 pCAN Peripheral Driver		
AN1129	PWM Management for BLDC Motor Drives Using the ST72141		
AN1130	An Introduction to Sensorless Brushless DC Motor Drive Applications with the ST72141		
AN1148	Using the ST7263 for Designing a USB Mouse		
AN1149	Handling Suspend Mode on a USB Mouse		
AN1180	Using the ST7263 Kit to Implement a USB Game Pad		
	+		

Table 42. ST7 Application notes (continued)

Identification	Description		
AN1276	BLDC Motor Start Routine for the ST72141 Microcontroller		
AN1321	Using the ST72141 Motor Control MCU in Sensor Mode		
AN1325	Using the ST7 USB LOW-SPEED Firmware V4.x		
AN1445	Emulated 16-bit Slave SPI		
AN1475	Developing an ST7265X Mass Storage Application		
AN1504	Starting a PWM Signal Directly at High Level Using the ST7 16-bit Timer		
AN1602	16-bit Timing Operations Using ST7262 or ST7263B ST7 USB MCUs		
AN1633	Device Firmware Upgrade (DFU) Implementation in ST7 Non-USB Applications		
AN1712	Generating a High Resolution Sinewave Using ST7 PWMART		
AN1713	SMBus Slave Driver for ST7 I2C Peripherals		
AN1753	Software UART Using 12-bit ART		
AN1947	ST7MC PMAC Sine Wave Motor Control Software Library		
General Purpose			
AN1476	Low Cost Power Supply for Home Appliances		
AN1526	ST7FLITE0 Quick Reference Note		
AN1709	EMC Design for ST Microcontrollers		
AN1752	ST72324 Quick Reference Note		
	Product Evaluation		
AN 910	Performance Benchmarking		
AN 990	ST7 Benefits vs Industry Standard		
AN1077	Overview of Enhanced CAN Controllers for ST7 and ST9 MCUs		
AN1086	U435 Can-Do Solutions for Car Multiplexing		
AN1103	Improved B-EMF detection for Low Speed, Low Voltage with ST72141		
AN1150	Benchmark ST72 vs PC16		
AN1151	Performance Comparison Between ST72254 & PC16F876		
AN1278	LIN (Local Interconnect Network) Solutions		
Product Migration			
AN1131	Migrating Applications from ST72511/311/214/124 to ST72521/321/324		
AN1322	Migrating an Application from ST7263 Rev.B to ST7263B		
AN1365	Guidelines for Migrating ST72C254 Applications to ST72F264		
AN1604	How to Use ST7MDT1-TRAIN with ST72F264		
AN2200	Guidelines for Migrating ST7LITE1x Applications to ST7FLITE1xB		
	Product Optimization		
AN 982	Using ST7 with Ceramic Resonator		
AN1014	How to Minimize the ST7 Power Consumption		

Table 42. ST7 Application notes (continued)

Identification	Description
AN1015	Software Techniques for Improving Microcontroller EMC Performance
AN1040	Monitoring the Vbus Signal for USB Self-Powered Devices
AN1070	ST7 Checksum Self-Checking Capability
AN1181	Electrostatic Discharge Sensitive Measurement
AN1324	Calibrating the RC Oscillator of the ST7FLITE0 MCU Using the Mains
AN1502	Emulated Data EEPROM with ST7 HDFLASH Memory
AN1529	Extending the Current & Voltage Capability on the ST7265 VDDF Supply
AN1530	Accurate Timebase for Low-cost ST7 Applications with Internal RC Oscillator
AN1605	Using an Active RC to Wakeup the ST7LITE0 from Power Saving Mode
AN1636	Understanding and Minimizing ADC Conversion Errors
AN1828	PIR (Passive Infrared) Detector Using the ST7FLITE05/09/SUPERLITE
AN1946	Sensorless BLDC Motor Control and BEMF Sampling Methods with ST7MC
AN1953	PFC for ST7MC Starter Kit
AN1971	ST7LITE0 Microcontrolled Ballast
	Programming and Tools
AN 978	ST7 Visual DeVELOP Software Key Debugging Features
AN 983	Key Features of the Cosmic ST7 C-Compiler Package
AN 985	Executing Code In ST7 RAM
AN 986	Using the Indirect Addressing Mode with ST7
AN 987	ST7 Serial Test Controller Programming
AN 988	Starting with ST7 Assembly Tool Chain
AN1039	ST7 Math Utility Routines
AN1071	Half Duplex USB-to-Serial Bridge Using the ST72611 USB Microcontroller
AN1106	Translating Assembly Code from HC05 to ST7
AN1179	Programming ST7 Flash Microcontrollers in Remote ISP Mode (In-situ Programming)
AN1446	Using the ST72521 Emulator to Debug an ST72324 Target Application
AN1477	Emulated Data EEPROM with Xflash Memory
AN1527	Developing a USB Smartcard Reader with ST7SCR
AN1575	On-Board Programming Methods for XFLASH and HDFLASH ST7 MCUs
AN1576	In-application Programming (IAP) Drivers for ST7 HDFLASH or XFLASH MCUs
AN1577	Device Firmware Upgrade (DFU) Implementation for ST7 USB Applications
AN1601	Software Implementation for ST7DALI-EVAL
AN1603	Using the ST7 USB Device Firmware Upgrade Development Kit (DFU-DK)
AN1635	ST7 Customer ROM Code Release Information
AN1754	Data Logging Program for Testing ST7 Applications via ICC

Table 42. ST7 Application notes (continued)

Identification	Description	
AN1796	Field Updates for FLASH Based ST7 Applications Using a PC Comm Port	
AN1900	Hardware Implementation for ST7DALI-EVAL	
AN1904	ST7MC Three-phase AC Induction Motor Control Software Library	
AN1905	ST7MC Three-phase BLDC Motor Control Software Library	
System Optimization		
AN1711	Software Techniques for Compensating ST7 ADC Errors	
AN1827	Implementation of SIGMA-DELTA ADC with ST7FLITE05/09	
AN2009	PWM Management for 3-Phase BLDC Motor Drives Using the ST7FMC	
AN2030	Back EMF Detection During PWM On Time by ST7MC	

16.4 Important notes

16.4.1 Unexpected reset fetch

If an interrupt request occurs while a "POP CC" instruction is executed, the interrupt controller does not recognise the source of the interrupt and, by default, passes the RESET vector address to the CPU.

Workaround

To solve this issue, a "POP CC" instruction must always be preceded by a "SIM" instruction.

16.4.2 Flash devices only

The behavior described in the following section (*Section 16.4.3*) is present on Rev W ST7FSCR devices only.

They are identifiable:

- on the device package, by the last letter of the Trace Code marked on the device package.
- on the box, by the last 3 digits of the Internal Sales Type printed in the box label.

Table 43. Device identification

	Trace code marked on device	Internal sales type on box label
Flash Devices:	"xxxxxxxxW"	7FSCR1R4T1\$U6 7FSCR1E4M1\$U6

See also Figure 48.



16.4.3 Smart card UART automatic repetition and retry

A functional limitation affects the Smart Card UART automatic repetition and retry on parity error in reception and transmission mode. This failure occurrence is systematic: only 4 retries option is functional.

TYPE xxxx
Internalx xx\$xx
Trace Code

LAST 2 DIGITS AFTER \$
IN INTERNAL SALES TYPE
ON BOX LABEL
INDICATE SILICON REV.

LAST LETTER OF TRACE CODE
ON DEVICE INDICATES
SILICON REV.

Figure 48. Revision marking on box label and device marking

17 Revision history

Table 44. Document revision history

Date	Revision	Changes
11-Mar- 2004	1.5	Changed labelling of Capacitors on Figure 5 & removed 3 Inserted note that C ₁ and C ₂ must be close to the chip on Figure 5 Changed C _{L2} from 30pF to 33pF, section 14.4.3 on page 101 Added Figure 6: Smartcard interface reference application - 64-Pin LQFP package Changed ILsink Min from 5.6mA to 5, p80, LED Pins Table Changed values in FLASH memory Table For table in Section 14.5.2: FLASH memory added many references to note 1 Section Section 14.7.3: Absolute maximum ratings (electrical sensitivity) Changed VESD Max from 1500 to 2000 V Section Section 14.8.1: USB - Universal bus interface table, merged notes 1 & 2 into one note Replaced Errata sheet with Important Notes section (Section 16.4: Important notes)
		Figure 14.4.3 Values changed: R _f : Min 90kΩ, Max 150kΩ; I $_2$: Min 1.5mA, Max 3.5mA
15-Sep- 2004	2.0	Split High Current values in LED Pins table for ROM and FLASH devices Section 14.2 Clarification of read-out protection
31-Aug- 2005	3.0	Added new sales types for ROM versions based on new coding, <i>Table</i> and in Option List Max value added for Idd WAIT, <i>Section 14.2</i> Flash memory data retention increased to 40 years, <i>Section 14.5.2</i> Reference made to the Flash Programming Reference Manual for Flash timing values Errata sheet content moved to <i>Section 16.4 Important notes</i>
23-Apr- 2007	4.0	Addition of QFN24 package (first page, pinouts, ordering information updated) Option list updated, page 94
19-Feb- 2009	5	Added ST7SCR1E4 and ST7SCR1R4 part numbers in <i>Table 2: Device summary</i> . Replaced ST7SCR by ST7SCR1E4 and ST7SCR1R4 root part numbers. Changed ST7SCR1U1/xxx to ST7SCR1E4U1/xxx in <i>Table 40: Ordering information</i> . Removed recommended reflow oven profile in <i>Section 15 Package characteristics</i> . Added details on step-up converter for 5 V card supply voltage in <i>Section Power supply management</i> . Changed maximum value of V _{CRDVCC} to 5.5 V in <i>Section 14.6 Smartcard supply supervisor electrical characteristics</i> . Updated option list. Added ECOPACK text. Updated disclaimer.
04-Jul- 2012	6	Updated "Nested Interrupts NEST" lines in <i>Figure 47: ST7SCR microcontroller option list</i> . Added a footnote to "ST7MDTS1-EMU2B" in <i>Table 41: Development tools</i> .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 8951 Rev 6